Aspire Lab – UC Berkeley

Main menu

Skip to content
  • About
  • People
  • Publications
  • Projects
  • Sponsors
  • Agile HW Design Center
  • Open Source
  • Contact
  • Login

A RISC-V Vector Processor With Simultaneous-Switching Switched-Capacitor DC–DC Converters in 28 nm FDSOI

Authors: Brian Zimmer, Yunsup Lee, Alberto Puggelli, Jaehwa Kwak, Ruzica Jevtic, Benjamin Keller, Steven Bailey, Pi-Feng Chiu, Rimas Avizienis, Andrew Waterman, Brian Richards, Elad Alon, Krste Asanovic, Borivoje Nikolic
Publication Date: April 2016
Conference: Journal of Solid State Circuits

Publications

  • 2016
  • 2015
  • 2014
  • 2013
  • 2012

Tags

2D Accelerators Algorithms Architectures Arrays Big Data Bootstrapping C++ Cache Partitioning Cancer Careers Chisel Communication Computer Architecture CTF DIABLO Efficiency Energy FPGA GAP Gaussian Elimination Genomics GPU Hardware HLS Lower Bounds LU Matrix Multiplication Memory Multicore Oblivious Open Space OS Parallelism Parallel Reduction Performance PHANTOM Processors Python Research Centers RISC-V SEJITS Tall-Skinny QR Technical Report Test generation
  • Directions
  • Contact
  • Home
  • About
  • People
  • Publications
  • Projects
  • Sponsors
  • Open Source Software
  • Agile HW Design Center
  • Blog
  • Wiki
  • Internal
Copyright © 2025 Aspire