Aspire Lab – UC Berkeley

Main menu

Skip to content
  • About
  • People
  • Publications
  • Projects
  • Sponsors
  • Agile HW Design Center
  • Open Source
  • Contact
  • Login




Tag Archives:

Perfect Strong Scaling Using No Additional Energy

James Demmel, Andrew Gearhart, Benjamin Lipshitz, Oded Schwartz
Jul. 2013.
Tags: Algorithms, Energy, Matrix Multiplication

A Hardware Evaluation of Cache Partitioning to Improve Utilization and Energy-Efficiency while Preserving Responsiveness

Henry Cook, Miquel Moretó, Sarah Bird, Khanh Dao, David Patterson, Krste Asanovic
International Symposium on Computer Architecture (ISCA-2013), Jun. 2013.
Tags: Cache Partitioning, Efficiency, Energy, Multicore, Performance

A Case for OS-Friendly Hardware Accelerators

Huy Vo, Yunsup Lee, Andrew Waterman, Krste Asanovic
7th Annual Workshop at the International Symposium on Computer Architecture (ISCA-2013), Jun. 2013.
Tags: Accelerators, Energy, Hardware, OS

Tags

2D Accelerators Algorithms Architectures Arrays Big Data Bootstrapping C++ Cache Partitioning Cancer Careers Chisel Communication Computer Architecture CTF DIABLO Efficiency Energy FPGA GAP Gaussian Elimination Genomics GPU Hardware HLS Lower Bounds LU Matrix Multiplication Memory Multicore Oblivious Open Space OS Parallelism Parallel Reduction Performance PHANTOM Processors Python Research Centers RISC-V SEJITS Tall-Skinny QR Technical Report Test generation

  • Directions
  • Contact




  • Home
  • About
  • People
  • Publications
  • Projects
  • Sponsors
  • Open Source Software
  • Agile HW Design Center
  • Blog
  • Wiki
  • Internal
Copyright © 2019 Aspire