Aspire Lab – UC Berkeley
Main menu
Skip to content
About
People
Publications
Projects
Sponsors
Agile HW Design Center
Open Source
Contact
Login
Error: Unable to create directory wp-content/uploads/2024/04. Is its parent directory writable by the server?
Ruzica Jevtic
Alumnus
https://bwrc.eecs.berkeley.edu/user/ruzica-jevtic
ruzica@EECS.Berkeley.EDU
Publications
An Agile Approach to Building RISC-V Microprocessors
A RISC-V Vector Processor With Simultaneous-Switching Switched-Capacitor DC–DC Converters in 28 nm FDSOI
A RISC-V Vector Processor with Tightly-Integrated Switched-Capacitor DC-DC Converters in 28nm FDSOI
Director
Faculty
Visiting Researchers
Postdocs
Graduate Students
Undergraduates
Staff
Alumni
Directions
Contact