Aspire Lab – UC Berkeley

Main menu

Skip to content
  • About
  • People
  • Publications
  • Projects
  • Sponsors
  • Agile HW Design Center
  • Open Source
  • Contact
  • Login




Tag Archives:

Hwacha Preliminary Evaluation Results, Version 3.8.1

Yunsup Lee, Colin Schmidt, Sagar Karandikar, Daniel Dabbelt, Albert Ji-Hung Ou, Krste Asanovic
Technical Report No. UCB/EECS-2015-264, Dec. 2015.
Tags: Architectures, Technical Report

The Hwacha Microarchitecture Manual, Version 3.8.1

Yunsup Lee, Albert Ji-Hung Ou, Colin Schmidt, Sagar Karandikar, Howard Zhehao Mao, Krste Asanovic
Technical Report No. UCB/EECS-2015-263, Dec. 2015.
Tags: Architectures, Technical Report

The Hwacha Vector-Fetch Architecture Manual, Version 3.8.1

Yunsup Lee, Colin Schmidt, Albert Ji-Hung Ou, Andrew Waterman, Krste Asanovic
Technical Report No. UCB/EECS-2015-262, Dec. 2015.
Tags: Architectures, Technical Report

Communication-Minimizing 2D Convolution in GPU Registers

Forrest Iandola, David Sheffield, Michael Anderson, Phitchaya Mangpo Phothilimthana, Kurt Keutzer
IEEE International Conference on Image Processing (ICIP), Sep. 2013.
Tags: 2D, Algorithms, Architectures, Communication, GPU, Parallelism

Tags

2D Accelerators Algorithms Architectures Arrays Big Data Bootstrapping C++ Cache Partitioning Cancer Careers Chisel Communication Computer Architecture CTF DIABLO Efficiency Energy FPGA GAP Gaussian Elimination Genomics GPU Hardware HLS Lower Bounds LU Matrix Multiplication Memory Multicore Oblivious Open Space OS Parallelism Parallel Reduction Performance PHANTOM Processors Python Research Centers RISC-V SEJITS Tall-Skinny QR Technical Report Test generation

  • Directions
  • Contact




  • Home
  • About
  • People
  • Publications
  • Projects
  • Sponsors
  • Open Source Software
  • Agile HW Design Center
  • Blog
  • Wiki
  • Internal
Copyright © 2025 Aspire