Aspire Lab – UC Berkeley

Main menu

Skip to content
  • About
  • People
  • Publications
  • Projects
  • Sponsors
  • Agile HW Design Center
  • Open Source
  • Contact
  • Login




Tag Archives:

Synthesis of program binaries into FPGA accelerators with runtime dependence validation (Best Paper Award)

Shaoyi Cheng, Qijing (Jenny) Huang, John Wawrzynek
Field Programmable Technology (FPT), Dec. 2017.
Tags: Accelerators, FPGA, HLS

A Hardware Accelerator for Computing an Exact Dot Product

John Koenig, David Biancolin, Jonathan Bachrach, Krste Asanovic
2017 IEEE International Symposium on Computer Arithmetic , Jul. 2017.
Tags: Accelerators, Chisel, RISC-V

A Case for OS-Friendly Hardware Accelerators

Huy Vo, Yunsup Lee, Andrew Waterman, Krste Asanovic
7th Annual Workshop at the International Symposium on Computer Architecture (ISCA-2013), Jun. 2013.
Tags: Accelerators, Energy, Hardware, OS

Tags

2D Accelerators Algorithms Architectures Arrays Big Data Bootstrapping C++ Cache Partitioning Cancer Careers Chisel Communication Computer Architecture CTF DIABLO Efficiency Energy FPGA GAP Gaussian Elimination Genomics GPU Hardware HLS Lower Bounds LU Matrix Multiplication Memory Multicore Oblivious Open Space OS Parallelism Parallel Reduction Performance PHANTOM Processors Python Research Centers RISC-V SEJITS Tall-Skinny QR Technical Report Test generation

  • Directions
  • Contact




  • Home
  • About
  • People
  • Publications
  • Projects
  • Sponsors
  • Open Source Software
  • Agile HW Design Center
  • Blog
  • Wiki
  • Internal
Copyright © 2025 Aspire