Aspire Lab – UC Berkeley

Main menu

Skip to content
  • About
  • People
  • Publications
  • Projects
  • Sponsors
  • Agile HW Design Center
  • Open Source
  • Contact
  • Login




Tag Archives:

Performance Regression Testing of Concurrent Classes

Michael Pradel, Markus Huggler, Thomas R. Gross
International Symposium on Software Testing and Analysis (ISSTA), Apr. 2014.
Tags: Efficiency, Parallelism, Performance, Performance measurement, Test generation, Thread safety

Reconstructing Householder Vectors from Tall-Skinny QR

Grey Ballard, James Demmel, Laura Grigori, Mathais Jacquelin, Hong-Diep Nguyen, Edgar Solomonik
Technical Report, Oct. 2013.
Tags: Algorithms, Communication, Efficiency, Tall-Skinny QR, Technical Report

A Hardware Evaluation of Cache Partitioning to Improve Utilization and Energy-Efficiency while Preserving Responsiveness

Henry Cook, Miquel Moretó, Sarah Bird, Khanh Dao, David Patterson, Krste Asanovic
International Symposium on Computer Architecture (ISCA-2013), Jun. 2013.
Tags: Cache Partitioning, Efficiency, Energy, Multicore, Performance

Tags

2D Accelerators Algorithms Architectures Arrays Big Data Bootstrapping C++ Cache Partitioning Cancer Careers Chisel Communication Computer Architecture CTF DIABLO Efficiency Energy FPGA GAP Gaussian Elimination Genomics GPU Hardware HLS Lower Bounds LU Matrix Multiplication Memory Multicore Oblivious Open Space OS Parallelism Parallel Reduction Performance PHANTOM Processors Python Research Centers RISC-V SEJITS Tall-Skinny QR Technical Report Test generation

  • Directions
  • Contact




  • Home
  • About
  • People
  • Publications
  • Projects
  • Sponsors
  • Open Source Software
  • Agile HW Design Center
  • Blog
  • Wiki
  • Internal
Copyright © 2025 Aspire