Aspire Lab – UC Berkeley

Main menu

Skip to content
  • About
  • People
  • Publications
  • Projects
  • Sponsors
  • Agile HW Design Center
  • Open Source
  • Contact
  • Login




Tag Archives:

Synthesis of program binaries into FPGA accelerators with runtime dependence validation (Best Paper Award)

Shaoyi Cheng, Qijing (Jenny) Huang, John Wawrzynek
Field Programmable Technology (FPT), Dec. 2017.
Tags: Accelerators, FPGA, HLS

Architectural Synthesis of Computational Pipelines with Decoupled Memory Access

Shaoyi Cheng, John Wawrzynek
The 2014 International Conference on Field-Programmable Technology, Dec. 2014.
Tags: FPGA, HLS

Tags

2D Accelerators Algorithms Architectures Arrays Big Data Bootstrapping C++ Cache Partitioning Cancer Careers Chisel Communication Computer Architecture CTF DIABLO Efficiency Energy FPGA GAP Gaussian Elimination Genomics GPU Hardware HLS Lower Bounds LU Matrix Multiplication Memory Multicore Oblivious Open Space OS Parallelism Parallel Reduction Performance PHANTOM Processors Python Research Centers RISC-V SEJITS Tall-Skinny QR Technical Report Test generation

  • Directions
  • Contact




  • Home
  • About
  • People
  • Publications
  • Projects
  • Sponsors
  • Open Source Software
  • Agile HW Design Center
  • Blog
  • Wiki
  • Internal
Copyright © 2025 Aspire