Aspire Lab – UC Berkeley

Main menu

Skip to content
  • About
  • People
  • Publications
  • Projects
  • Sponsors
  • Agile HW Design Center
  • Open Source
  • Contact
  • Login




Tag Archives:

BulkCommit: Scalable and Fast Commit of Atomic Blocks in a Lazy Multiprocessor Environment

, Benjain Sahelices, Josep Torrellas, Depei Qian
The 46th Annual IEEE/ACM International Symposium on Microarchitecture, Dec. 2013.
Tags: Cache Coherence, Computer Architecture

OmniOrder: Directory-Based Conflict Serialization of Transactions

, Benjamin Sahelices, Josep Torrellas
The 41st International Symposium on Computer Architecture (ISCA), Jun. 2014.
Tags: Computer Architecture, Parallelism

Tags

2D Accelerators Algorithms Architectures Arrays Big Data Bootstrapping C++ Cache Partitioning Cancer Careers Chisel Communication Computer Architecture CTF DIABLO Efficiency Energy FPGA GAP Gaussian Elimination Genomics GPU Hardware HLS Lower Bounds LU Matrix Multiplication Memory Multicore Oblivious Open Space OS Parallelism Parallel Reduction Performance PHANTOM Processors Python Research Centers RISC-V SEJITS Tall-Skinny QR Technical Report Test generation

  • Directions
  • Contact




  • Home
  • About
  • People
  • Publications
  • Projects
  • Sponsors
  • Open Source Software
  • Agile HW Design Center
  • Blog
  • Wiki
  • Internal
Copyright © 2025 Aspire