Parallel Reproducible Summation

James Demmel, Fellow, IEEE and Hong Diep Nguyen

Abstract—Reproducibility, i.e. getting bitwise identical floating point results from multiple runs of the same program, is a property that many users depend on either for debugging or correctness checking in many codes [10]. However, the combination of dynamic scheduling of parallel computing resources, and floating point nonassociativity, makes attaining reproducibility a challenge even for simple reduction operations like computing the sum of a vector of numbers in parallel. We propose a technique for floating point summation that is reproducible independent of the order of summation. Our technique uses Rump’s algorithm for error-free vector transformation [7], and is much more efficient than using (possibly very) high precision arithmetic. Our algorithm reproducibly computes highly accurate results with an absolute error bound of \( n \cdot 2^{-28} \cdot \text{macheps} \cdot \max_i |r_i| \) at a cost of \( 7n \) FLOPs and a small constant amount of extra memory usage. Higher accuracies are also possible by increasing the number of error-free transformations. As long as all operations are performed in to-nearest rounding mode, results computed by the proposed algorithms are reproducible for any run on any platform. In particular, our algorithm requires the minimum number of reductions, i.e. 1 reduction of an array of 6 double precision floating point numbers per sum, and hence is well suited for massively parallel environments.

Keywords—reproducibility, summation, floating-point, rounding error, parallel computing, numerical analysis

1 INTRODUCTION

Given current hardware trends, computing performance is improved by using more processors, for example from a multi-core platform to a many-core platform, as well as distributed-memory systems, and more recently the cloud computing (eg map-reduce) environment. Exascale computing (\( 10^{18} \) floating point operations per second) is projected to be available in less than a decade, achieved by using a huge number like \( 10^9 \) of processors. Given the likely hardware heterogeneity in both platform and network, and the possibility of intermittent failures, dynamic scheduling will be needed to adapt to changing resources and loads. This will make it likely that repeated runs of a program will not execute operations like reductions in exactly the same order. This in turn will make reproducibility, i.e. getting bitwise identical results from run to run, difficult to achieve, because floating point operations like addition are not associative, so computing sums in different orders often leads to different results. Indeed, this is already a challenge on today’s platforms.

Reproducibility is of interest for a number of reasons. First, it is hard to debug if runs with errors cannot be reproduced. Second, reproducibility is important, and sometimes required, for some applications. For example, in climate and weather modeling, N-body simulation, or other forward unstable simulations, a very small change in results at one time step can lead to a very different result at a later time step. Reproducibility is sometimes also required for contractual reasons where both sides need to agree on the results of the same computation.

We note that reproducibility and accuracy are not synonymous. It is natural to consider just using a standard algorithm at higher precision, say double the precision of the summands’ working precision. It is true that this makes the probability of nonreproducibility much lower than using working precision. But it does not guarantee reproducibility, in particular for ill-conditioned inputs, or when the result is close to half-way between two floating point numbers in the output precision [9]. And ill-conditioned inputs, i.e. a tiny sum resulting from a lot of cancellation, may be the most common case in many applications. For example, when solving \( Ax = b \) using an iterative method, the goal is to get as much cancellation in the residual \( r = Ax - b \) as possible.

Our goal is to present an algorithm for summations with the following properties:

1) It computes a reproducible sum independent of the order of the summands, how they are assigned to processors, or how they are aligned in memory.
2) It makes only basic assumptions about the underlying arithmetic (a subset of the IEEE Standard 754-2008 specified below).
3) It scales as well as a performance-optimized, non-reproducible implementation, as \( n \) (number of summands) and \( p \) (number of processors) grow.
4) The user can choose the desired accuracy of the result. In particular, getting a reproducible result with about the same accuracy as the performance optimized algorithm should only be a small constant times slower, but higher accuracy is possible too.

Communication, i.e. moving data between processors, is the most expensive operation on computers such as distributed memory systems and cloud computing environments, much more expensive than arithmetic. Hardware trends will only make this performance gap larger on future architectures, including Exascale. This means that to achieve goal (3) above, our algorithm may do only a single reduction operation across the machine, and each operand in the reduction tree must be only a small constant factor bigger than a single floating point number. Furthermore, we can make no prior assumption...
about the size or shape of the reduction tree. For the sequential case, we may read data from DRAM only once.

The goal of this paper is to provide techniques to compute a reproducible sum which is almost of the same accuracy as the conventional sum, i.e., having an error bound of the same order or better than the error bound of a standard summation algorithm provided by the following theorem.

**Theorem 1** (Error bound of standard sum). [5, Section 4.2] Let $s$ be result computed by a standard summation algorithm. Then

$$|s - \sum_{i=1}^{n} v_i| < (n-1) \cdot \epsilon \cdot \sum_{i=1}^{n} |v_i| + O(\epsilon^2).$$

(1)

In a previous paper [4] we introduced two other algorithms for reproducible summation, that required $(3K - 1)n$ FLOPs $^1$ and $4Kn$ FLOPs respectively where $n$ is the input size and $K$ is the number of passes of the error-free transformation that can be chosen by the user in order to obtain the required accuracy. Both these algorithms produced reproducible results with an error bound of order

$$(K + c_1 \cdot n \cdot \epsilon + c_2 \cdot K \cdot n^{K+1} \cdot \epsilon^{K-1}) \cdot \epsilon \cdot \max_i |v_i|$$

(2)

where $\epsilon$ is machine epsilon, and $c_1, c_2$ are small constants.

The error of both algorithms presented in [4] depends strongly on the input size, i.e., proportional to $n^{K+1}$. Therefore the assumption $n \cdot \epsilon \ll 1$ in some cases would not be sufficient to obtain reasonably accurate results.

When $n$ is small so that $n^K \cdot \epsilon^{K-1} \ll 1$, then the error bound provided by (2) is at most about $c_2 \cdot K \cdot n \cdot \epsilon \cdot \max_i |v_i|$ which can be better than the standard summation’s error bound. Nonetheless, if $n$ is so large that $n^K \cdot \epsilon^{K-1} \gg 1$ for a given $K$, then the error bound (2) will be $\gg c_2 \cdot K \cdot n \cdot \epsilon \cdot \max_i |v_i|$ which can be much worse than the standard summation’s error bound. As long as $n \cdot \epsilon < 1$, this can be remedied by increasing $K$ at a cost of slower performance.

Moreover, both these algorithms required two reduction operations. It means that they could not scale as well as an optimized non-reproducible summation when the number of processors grows.

In this paper, we introduce a new technique to obtain reproducibility which both exhibits an improved error bound that is proportional to $n$ instead of $n^{K+1}$, and requires only one reduction operation in order to minimize communication when running on large-scale systems. As will be seen in Section 5, our proposed algorithm runs only 20% slower than the performance-optimized Intel MKL[2] library when both algorithms are run on 1024 processors.

The paper is organized as follows. Section 2 presents some notation and numerical analysis that will be used throughout the paper. Section 3 discusses some related work as well as our previously proposed pre-rounding technique to obtain reproducibility. Section 4 presents our new technique to compute the reproducible sum using only one reduction operation. Section 5 contains some experimental results and Section 6 contains conclusions as well as future work.

## 2 Notation and Background

Denote by $\mathbb{R}, \mathbb{F}, \mathbb{Z}$ the sets of real numbers, binary floating-point numbers and integers respectively.

In this paper we assume that the floating-point arithmetic in use complies with the IEEE 754-2008 standard using one of the following five rounding modes: rounding to nearest even, rounding to nearest with tie-breaking away from 0, rounding toward 0, rounding toward $+\infty$, and rounding toward $-\infty$. To distinguish them from the two rounding to nearest modes, the last 3 rounding modes are called directed roundings.

Let $s = f \times 2^e \in \mathbb{F}$ be a floating-point number represented in IEEE 754 format, where $s = \pm 1$ is the sign, $e_{\text{max}} \geq e \geq e_{\text{min}}$ is the exponent (usually referred to as exponent($f$)), $p$ is the precision, and $m = m_0, m_1, m_2, \ldots, m_{p-1}, m_i \in \{0, 1\}$, is the significand of $f$. $f$ is said to be normalized if $m_0 = 1$ and $e \geq e_{\text{min}}$. $f = 0$ if all $m_i = 0$ and $e = e_{\text{min}}$. $f \neq 0$ is said to be subnormal if $m_0 = 0$ and $e = e_{\text{min}}$.

The unit in the last place, denoted by $\text{ulp}(f)$, represents the spacing between two consecutive floating-point numbers of the same exponent $e$: $\text{ulp}(f) = 2^e \times 2^{1-p} = 2^{1-p}$. $\text{ulp}(f)$ is the precision, and $\text{ulp}(f)$ is the spacing between 1 and the next smaller floating-point number: $e = 2^{1-p}$.

The unit roundoff $u$ is the upper bound on the relative error due to rounding: $u = \epsilon$ for rounding to nearest, and $u = 2\epsilon$ for directed rounding.

$f1(\cdot)$ denotes the evaluated result of an expression in floating-point arithmetic.

For any normalized floating-point number $f \in \mathbb{F}$, and $r \in \mathbb{R}$, assuming no overflow or underflow occurs, we have the following properties:

(a) $|f1(r) - f1(f)| < \text{ulp}(f1(r)) \leq 2|f1(r)|$,

(b) $|r - f1(r)| \leq u \times |r|$, and $|r - f1(r)| \leq u \times |r|$, 

(c) $\frac{1}{\epsilon} \text{ulp}(f) = \text{ulp}(f) \leq |f| < \epsilon^{-1} \text{ulp}(f) = 2\text{ulp}(f)$.

Another way to represent $f$ is $f = M \times \text{ulp}(f), M \in \mathbb{Z}$. $2^{p-1} \leq |M| < 2^p$ for normalized numbers and $0 < |M| < 2^{p-1}$ for subnormal numbers. Moreover, for any $n \in \mathbb{Z}$ and $|n| < 2^p = \epsilon^{-1}$ then $n \times \text{ulp}(f) \in \mathbb{F}$. Let $x \in \mathbb{R}$ be a real number, denote $xZ = \{n \times x | n \in \mathbb{Z}\}$. If $a, b \in xZ$, then $a \pm b \in xZ$, letting us deduce the following lemmas.

**Lemma 1.** Let $f, g \in \mathbb{F}$. If $|g| \geq |f|$ then $g \in \text{ulp}(f)Z$.

**Lemma 2.** Let $f, x, y \in \mathbb{F}$ where $x, y \in \text{ulp}(f)Z$. If $|x + y| < \epsilon^{-1} \text{ulp}(f)$ and no overflow occurs then $x + y \in \mathbb{F}$, i.e. $x + y$ can be computed exactly.

---

1. Floating-point Operations
Let \( x, y \in \mathbb{F} \). If there is no overflow or underflow in evaluating \( f_1(x \circ y), \circ \in \{+,-,\times,\div\} \), then
\[
f_1(x \circ y) = (x \circ y)(1 + \delta), \quad |\delta| \leq u \quad (3)
\]
which is the standard model for numerical analysis of an algorithm.

Overflow and underflow can impact reproducibility. A floating point computation can overflow or not depending on the order of evaluation. Consider for example the two following computations which basically evaluate the same mathematical expression: (1) \((\text{MAX\_DOUBLE} - \text{MAX\_DOUBLE}) + \text{MAX\_DOUBLE}\) and (2) \((\text{MAX\_DOUBLE} + \text{MAX\_DOUBLE}) - \text{MAX\_DOUBLE}\), where \(\text{MAX\_DOUBLE}\) is the maximum value that is representable by a double precision floating point number. There is no overflow as well as no rounding error in evaluating (1). An overflow clearly occurs in evaluating (2). This leads to nonreproducibility.

If subnormal numbers are supported then underflow does not impact reproducibility. However, in case underflows flush to zero, underflow can lead to nonreproducibility depending on the order of evaluation as can be seen in the two following mathematically equal expressions: (1) \((\text{MIN\_DOUBLE} + 1.5 \times \text{MIN\_DOUBLE}) - \text{MIN\_DOUBLE}\) and (2) \(\text{MIN\_DOUBLE} + (1.5 \times \text{MIN\_DOUBLE} - \text{MIN\_DOUBLE})\), where \(\text{MIN\_DOUBLE}\) is the minimum positive value that can be represented by a normal double precision floating point number. No rounding error and no underflow occurs in evaluating (1), hence (1) gives \(1.5 \times \text{MIN\_DOUBLE}\). However, underflow does occur in evaluating (2) and leads to a different computed result which is \(\text{MIN\_DOUBLE}\).

Our algorithm can be modified at modest cost to achieve reproducibility despite overflow and underflow. The reader can refer to [4] for special handling of overflow and underflow. For all the numerical analyses throughout the paper, we assume that no overflow or underflow occurs during execution.

### 3 Pre-rounding technique

First we discuss some simple but inadequate ways to achieve reproducibility. The first solution is to use a deterministic computation order by fixing the number of processors as well as the data assignment and reduction tree shape. On today’s large machines, let alone at Exascale, such a deterministic computation will lead to substantial communication overhead due to synchronization. Moreover, a deterministic computation order also requires a fixed data order, not achieving goal (1) in Section 1.

Second, reproducibility can be obtained by eliminating rounding error, to ensure associativity. This can be done using exact arithmetic [8] or correctly-rounded algorithms. It will however increase substantially the memory usage as well as the amount of communication when applied to more complicated operations such as matrix multiplication. Third, fixed-point arithmetic can also be used, but at a cost of limited argument range.

Instead of these, we propose a technique, called pre-rounding, to obtain deterministic rounding errors. The same technique is found in [6], [7] to compute an accurate floating-point summation. We will first present two algorithms which can also be found in [4]: Algorithm 2 which costs \(4n\) FLOPs in to-nearest rounding mode, and Algorithm 3 which costs only \(3n\) FLOPs but must be performed in a directed-rounding mode. Then we will present a new algorithm, Algorithm 5, which is performed in to-nearest rounding mode and costs in total \(3n\) floating point additions and \(n\) floating point 01-bit operations. On some platform, for example on Intel Sandy Bridge processors, the practical cost of Algorithm 5 is equivalent to only \(3n\) FLOPs.

The main idea of the pre-rounding technique is to round input values to a common base according to some boundary (Figure 1) so that there will be no rounding error in summing the remaining (leading) parts. Then the error depends only on input values and the boundary, not on the intermediate results, which depend on the order of computation. Thus the computed result will be reproducible so long as the boundary is reproducible.

The splitting process can be done by directly manipulating the exponent and the mantissa of the floating-point number, or by using the splitting algorithm proposed by Rump [6], [7], which is similar to the FastTwoSum algorithm proposed by Dekker [3].

**Algorithm 1** Extract scalar: \([S, q, r] = \text{Split}(M, x)\)

**Require:** \(M, x \in \mathbb{F}, M \geq |x|\). All operations are performed in to-nearest rounding mode.

1: \(S = f_1(M + x)\)
2: \(q = f_1(S - M)\)
3: \(r = f_1(x - q)\)

**Ensure:** \(x = q + r\) and \(S + r = M + x\)

Algorithm 1 is called an error-free transformation in to-nearest rounding mode because it computes the sum \(S = f_1(M + x)\) together with its rounding error \(r = (M + x) - f_1(M + x)\). In other words the floating-point number \(x\) has been split into two parts \(q\) and \(r\) which contain respectively the leading bits and the trailing bits.
of $x$.

**Theorem 2** (Algorithm 1 in rounding to nearest [4]). Let $S, q, r \in \mathbb{F}$ be the results computed by Algorithm 1. Then $q = S - M, x = q + r, M + x = S + r, q \in \frac{1}{2}ulp(M)\mathbb{Z},$ and $|r| \leq \frac{1}{2}ulp(S) \leq ulp(M) \leq 2uM$. According to Theorem 2, the extracted leading part $q$ is a multiple of $\frac{1}{2}ulp(M)$, while the magnitude of the trailing part $r$ is bounded by $ulp(M)$. It means that the first bit of $r$ might overlap with the last significant bit of $q$. In order to have a disjoint extraction, a stronger assumption on the value of $M$ is needed.

**Corollary 1** (Disjoint splitting). Let $S, q, r \in \mathbb{F}$ be the results computed by Algorithm 1. If $ulp(S) = ulp(M)$ then $q \in ulp(M)\mathbb{Z}$, and $|r| \leq \frac{1}{2}ulp(M)$. Proof: The proof is straightforward from Theorem 2 and that $S \in ulp(M)\mathbb{Z}$. □

**Corollary 2.** If $M = 3 \cdot 2^k, k \in \mathbb{N}$ and $|x| \leq 2^k - ulp(M)$ then $q \in ulp(M)\mathbb{Z}$, and $|r| \leq \frac{1}{2}ulp(M)$. Proof: Since $|x| \leq 2^k - ulp(M)$ we have $2^{k+1} + ulp(M) \leq M + x \leq 2^{k+2} - ulp(M)$. Therefore $2^{k+1} + ulp(M) \leq S \leq 2^{k+2} - ulp(M)$. This means $ulp(S) = ulp(M)$. The proof follows from Corollary 1. □

Given an input vector $v = [v_1, \ldots, v_n]$, each element $v_i$ is split using the same $M$ into the leading part $q_i \in ulp(M)\mathbb{Z}$ and the trailing part $r_i \leq \frac{1}{2}ulp(M)$. According to Lemma 2 if $M$ is big enough so that $\sum_{i=1}^{n} |q_i| < M$ then the sum of leading parts $q_i$ can be computed exactly. In other words, the input vector $v$ has been transformed exactly into $T = \sum_{i=1}^{n} v_i$ and another vector of trailing parts $r = [r_1, \ldots, r_n]$ where $\sum_{i=1}^{n} v_i = T + \sum_{i=1}^{n} r_i$. According to Corollary 2 we have $|q_i| = |v_i - r_i| \leq |v_i| + |r_i| \leq |v_i| + \frac{1}{2}ulp(M)$. So $\sum_{i=1}^{n} |q_i| \leq \sum_{i=1}^{n} |v_i| + n \cdot \frac{1}{2}ulp(M) \leq n \cdot \max_i |v_i| + \frac{1}{2}ulp(M)$. Since $ulp(M) = 2 \epsilon \cdot ufp(M)$, if $ufp(M) \geq n \cdot \max_i |v_i|/(1 - n \epsilon)$ then $ufp(M) \geq \sum_{i=1}^{n} |q_i|$. This leads to Algorithm 2, which is a slightly modified version of [4, Algorithm 5].

**Algorithm 2** Error-free vector transformation: $[T, r] = \text{ExtractVector}(M, v)$

**Require:** $v$ is a vector of $n$ floating-point numbers, $M = 1.5 \cdot 2^k, k \in \mathbb{Z}$ and $2^k \geq n \cdot \max_i |v_i|/(1 - n \epsilon)$. All operations are performed in the same rounding mode, either rounding to nearest even or rounding to nearest odd.

1: $T = 0$
2: for $i = 1$ to $n$
3: $[S, q_i, r_i] = \text{Split}(M, v_i)$
4: $T = T + q_i$
5: end for

**Ensure:** $T$ is the exact sum of high order parts $q_i$, $r$ is the vector of low order parts $r_i$.

Since the sum of high order parts $T = \sum_{i=1}^{n} q_i$ is exact, it does not depend on the order of evaluation.

Therefore the result computed by the Algorithm 2 will be reproducible so long as $M$ is reproducible. This can be achieved by using $M = 1.5 \cdot 2^{\lfloor \log_2(M) \rfloor}$ where $\delta = n \cdot \max_i |v_i|/(1 - n \epsilon)$ which is always reproducible since the maximum operation is associative.

As observed by Rump in [7], $M$ does not need to be the same for each iteration. We can instead use the updated value $M_i = f_1(M_{i-1} + v_i)$ to split the subsequent element $v_{i+1}$. Since $M_{i-1} + v_i$ is computed without rounding error, the sum of leading parts $\sum_{i=1}^{n} q_i$ can be obtained by a simple subtraction $M_n - M_0$. According to [4], in order to obtain reproducibility for any ordering of the summands $v_i$, besides the requirement of a reproducible $M$, two additional requirements must also be satisfied:

- All $M_i$ must have the same unit in the last place. This can be satisfied by using $M = 3 \cdot 2^k$ where $2^k > n \cdot \max_i |v_i|/(1 - 2n \cdot \epsilon)$.
- All operations must be performed in a directed-rounding mode to avoid the midpoint issue (the computed result is exactly halfway between two consecutive floating-point numbers). See discussion following [4, Theorem 4].

This leads to the second improved algorithm for error-free vector transformation, which is reproducible as long as $M$ is reproducible.

**Algorithm 3** Error-free vector transformation: $[T, r] = \text{ExtractVector2}(M, v)$

**Require:** $v$ is a vector of $n$ floating-point numbers, $M = 3 \cdot 2^k, k \in \mathbb{Z}$ and $2^k \geq n \cdot \max_i |v_i|/(1 - n \epsilon)$. All operations are performed in the same directed rounding mode.

1: $M_0 = M$
2: for $i = 1$ to $n$
3: $[M_i, q_i, r_i] = \text{Split}(M_{i-1}, v_i)$
4: end for
5: $T = f_1(M_n - M_0)$

**Ensure:** $T$ is a reproducible sum of all elements of $v_i$, $r$ is the vector of low order parts of $v_i$.

Algorithm 3 is a slightly modified version of [4, Algorithm 6] and requires only $3n$ FLOPs, which is 25% fewer than Algorithm 2. However, Algorithm 3 requires the use of one directed rounding mode which is not always preferable. First, the default rounding mode on most processors is to nearest even. Second, in some cases the to-nearest rounding mode is obligatory as will be seen in the Section 4. According to [4] the use of directed rounding mode avoids the midpoint issue which leads to non-deterministic rounding in to-nearest-even rounding mode. In fact, this issue can be avoided by simply setting the last bit of each summand $v_i$ to 1. This leads to a new algorithm which is presented in Algorithm 4 to split a floating point number.

**Theorem 3.** Let $S, q, r \in \mathbb{F}$ be the results computed by
Algorithm 4. Extract scalar: \([S, q, r] = \text{Split2}(M, x)\)

**Require:** \(M, x \in F, M > |x|\). All operations are performed in to-nearest rounding mode. \(\text{MASK} = 0 \ldots 01\) is a bit mask which is of the same precision as \(x\) and whose bit representation is full of zeros except for the last bit which is 1.

1. \(\bar{x} = x \text{ OR MASK} \quad \triangleright \text{Set last bit of } x \text{ to } 1\)
2. \(S = f_1(M + \bar{x})\)
3. \(q = f_1(S - M)\)
4. \(r = f_1(x - q)\)

**Ensure:** \(x = q + r\) and \(S + r = M + x\)

---

Algorithm 4. Then \(q = S - M, x = q + r, M + x = S + r, q \in \frac{1}{2}\text{ulp}(M)Z,\) and \(|r| \leq \text{ulp}(M) + \text{ulp}(x)\).

Proof: Let \(d = \bar{x} - x\). Since \(\bar{x}\) is computed by setting the last bit of \(x\) to 1, it is easy to see that \(d \in \{-\text{ulp}(x), 0, \text{ulp}(x)\}\) and \(\text{ulp}(\bar{x}) = \text{ulp}(x)\). Therefore \(|\bar{x}| \leq M\). Let \(\bar{r} = f_1(\bar{x} - q)\), according to Theorem 2 we have \(q = S - M, \bar{x} = q + \bar{r}, q \in \frac{1}{2}\text{ulp}(M)Z,\) and \(|\bar{r}| \leq \frac{1}{2}\text{ulp}(S) \leq \text{ulp}(M)\).

Since \(M \geq |x|\), we have \(M \in \text{ulp}(x)Z\). Hence \(S = f_1(M + \bar{x}) \in \text{ulp}(x)Z, q = S - M \in \text{ulp}(x)Z, \bar{r} = \bar{x} - q \in \text{ulp}(x)Z,\) and \(x - q \in \text{ulp}(x)Z\). Let's consider two cases of the value of \(\bar{r}\):

1. \(|\bar{r}| < 2\text{ulp}(x)\). This implies \(|\bar{r}| \leq 2\text{ulp}(x) - \text{ulp}(x)\), \(|x - q| = |\bar{x} - d - q| = |\bar{r} - d| \leq |\bar{r}| + \text{ulp}(x) \leq 2\text{ulp}(x)\). Therefore \(r = f_1(x - q) = x - q\) and so \(S + r = M + x\) as desired.

2. \(|\bar{r}| \geq 2\text{ulp}(x)\). Therefore \(\bar{r} \in \text{ulp}(x)Z,\) and \(\text{ulp}(\bar{r}) = \text{ulp}(x) \leq |\bar{r}| \leq \text{ulp}(M)\). Since \(q \in \frac{1}{2}\text{ulp}(M)Z,\) we have \(q \in \text{ulp}(x)Z\). Hence \(\bar{x} = q + \bar{r} \in 2\text{ulp}(x)Z,\) i.e. \(\bar{x} \in 2\text{ulp}(\bar{x})Z\). Since the last bit of \(\bar{x}\) is 1, this case is invalid.

Therefore we always have \(r = x - q, i.e. x = q + r\). Consequently \(|r| \leq |\bar{r}| + |d| \leq \text{ulp}(M) + \text{ulp}(x)\).

**Corollary 3.** Let \(S, q, r \in F\) be the results computed by Algorithm 4. If \(\text{ulp}(S) = \text{ulp}(M)\) and \(\text{ulp}(x) < \frac{1}{2}\text{ulp}(M)\) then \(q \in \text{ulp}(M)Z,\) and \(|r| \leq \frac{1}{2}\text{ulp}(M)\).

Proof: Let \(\bar{r} = \bar{x} - q\). According to Corollary 1 we have \(q \in \text{ulp}(M)Z\) and \(|r| \leq \frac{1}{2}\text{ulp}(M)\). Since \(\text{ulp}(\bar{x}) < \frac{1}{2}\text{ulp}(M)\) and the last bit of \(q\) is 1, \(M + x\) cannot be a midpoint. This means that \(|(M + \bar{x}) - f_1(M + \bar{x})| < \frac{1}{2}\text{ulp}(f_1(M + \bar{x}))\), i.e. \(|\bar{r}| \leq \frac{1}{2}\text{ulp}(M)\). Since \(\text{ulp}(x) < \frac{1}{2}\text{ulp}(M)\), \(\text{ulp}(\bar{r}) < \text{ulp}(x)\). Therefore \(|\bar{r}| + \text{ulp}(x) \leq \frac{1}{2}\text{ulp}(M)\). Moreover \(|r| = |\bar{r} - (\bar{x} - x)| \leq |\bar{r}| + \text{ulp}(x)|. Consequently \(|r| \leq |\bar{r}| \leq \frac{1}{2}\text{ulp}(M)\). The proof is complete.

**Corollary 4.** Let \(M_1, M_2, x \in F,\) and \([S_1, q_1, r_1] = \text{Split2}(M_1, x),\) and \([S_2, q_2, r_2] = \text{Split2}(M_2, x)\). If \(\text{ulp}(x) < \text{ulp}(M_1) = \text{ulp}(M_2)\) then \(q_1 = q_2\) and \(r_1 = r_2\).

Proof: Let \(\bar{r}_1 = \bar{x} - q_1,\) and \(\bar{r}_2 = \bar{x} - q_2\). From Corollary 3 we have \(q_1 \in \text{ulp}(M_1)Z, q_2 \in \text{ulp}(M_2)Z,\) and \(|r_1| < \frac{1}{2}\text{ulp}(M_1), |r_2| < \frac{1}{2}\text{ulp}(M_2)\). Since \(q_1 + r_1 = q_2 + r_2,\) it is easy to deduce that \(q_1 = q_2.\) Therefore \(r_1 = x - q_1 = x - q_2 = r_2\).
3n FLOPs, depending on whether the 0R-bit operation is counted as a FLOP. For clarity, the cost of Algorithm 5 will be written as 3n FAdd + n FOR, where FAdd stands for floating point addition, and FOR stands for an 0R-bit operation of two floating point numbers.

Since $M$ is determined based on $\max_i |v_i|$ which is always reproducible, $M$ can always be computed reproducibly. Algorithms 2, 3, and 5 can be used to compute a reproducible sum of a given input vector, regardless of the order of computation as well as the platform on which the algorithm is run. The only requirement is that all operations must be performed in the same rounding mode, namely to-nearest rounding mode for Algorithm 2 and 5 and directed-rounding mode for Algorithm 3.

These algorithms have two main drawbacks. First, the absolute errors of these algorithms depend strongly on the size of input vector. For both algorithms, the absolute error is bounded by $E = c \cdot n \cdot \max_i |v_i| \approx c \cdot n^2 \cdot \max_i |v_i|$, where $c$ is a small constant. This error bound can be improved by using the $K$-fold technique, which will increase the running time substantially when $n$ is large. The reader can refer to [4] for implementations of Algorithm 2 and 3 using the $K$-fold technique, i.e. applying $K$ passes of error-free transformation to extract $K$ leading parts of each input floating point instead of just 1 leading part to improve the computed accuracy. If the trailing parts are not computed then the cost of the $K$-fold versions of Algorithms 2 and 3 will be $(4K - 1)n$ FAdd and $(3K - 2)n$ FAdd respectively.

Second, all these three algorithms rely on $\max_i |v_i|$ to determine the extraction factor $M$. The use of maximum absolute value requires extra communication, in particular an extra reduction operation, e.g. a call to MPI_Allreduce with reduction operator MAX. This violates our goal of using a single reduction operation. Furthermore, the maximum may not be easily available, for example in the blocked versions of dgemm and trsm [1].

In order to avoid a second reduction operation and to improve the error bound of reproducible summation, we propose a new technique called 1-Reduction which will be presented in the next section.

### 4 1-Reduction Technique

In order to avoid having to compute the global maximum absolute value, we propose a way to precompute boundaries independently of input data, for example of form $2^i W$ for a carefully chosen $W$. Using precomputed boundaries requires no communication, and each processor can use its own local boundary, which is the largest one to the right of the leading bit of the local maximum absolute value.

Fig. 2. 1-Reduction technique

![Fig. 2. 1-Reduction technique](image)

Since each processor can have a different boundary, during the reduction we only sum intermediate values corresponding to the same boundary. Otherwise, only the intermediate value corresponding to the bigger boundary will be propagated up the reduction tree. Though it can be done easily by using two separate reductions, one for the maximum boundary and one for the summation of partial sums exceeding this boundary, we only want to use one reduction. So we combine these two reductions into one, where we compute both the largest boundary encountered, as well as the partial sum of the values exceeding this boundary. This is depicted in Figure 3 for the case of the 3-fold algorithm which will be explained in the next section. Therefore we call this technique 1-Reduction.

Fig. 3. Special reduction operator

![Fig. 3. Special reduction operator](image)

The 1-Reduction technique can also be described by means of binning. A bin corresponds to a chunk of $W$ adjacent bits along the exponent range. Each bin is characterized by an index $i$, which means that the bin covers the bits from position $i \cdot W$ to position $(i + 1) \cdot W - 1$ in the exponent range. Each input floating-point value will then be put in a number of contiguous bins. The values inside each bin will be summed separately. During the process of computation, including both local computation and result propagation along the reduction tree, only the $K$ left-most bins (those with the highest indices) will be kept. This is similar to the $K$-fold technique of [4].

It is important to note that cancellation is not taken into account during the computation, a bin will always be propagated even if its carried value (sum of floating values that were put into that bin) is zero. It means that the left-most bin will always be determined by the maximum absolute value of the input numbers which is reproducible. Therefore results computed by the 1-Reduction technique will be reproducible provided that the aggregation of each bin is exact.
The binning process can be done by converting each input floating point number into an array of integers. However, this might require data movement between Floating Point Unit and Arithmetic Unit. Therefore we propose to perform the binning process based entirely on floating point arithmetic, using one of the algorithms presented in the previous section.

The following subsection will present how to use Algorithm 5 to implement the 1-Reduction technique. Algorithm 2 can also be used with some slight modification. Nonetheless, as will be explained in subsection 4.1, Algorithm 3 cannot be used directly due to the use of directed-rounding.

4.1 Algorithm

Using the extraction algorithms from Section 3 to perform the splitting, \( M \) will be chosen from precomputed values \( M[k] = 0.75 \cdot \epsilon^{-1} \cdot 2^k \cdot \nu \), where \( \nu \in \mathbb{Z} \) and \( \nu \leq \log_2(\epsilon^{-1}) \). Input floating-point numbers will be split according to boundaries \( \text{ulp}(M[k]) = 2^k \cdot \nu \).

For a scalar \( x \) the boundary \( M[k] \) will be chosen so that \( 2^{k+1} \cdot \nu > 2|x| \geq 2^k \cdot \nu \). In order to get the first \( k \) leading parts, \( x \) will be split using \( M[k], M[k-1], \ldots, M[k+1-k] \). Since \( 2^{k+1} \cdot \nu > 2|x| \), i.e. \( |x| < \frac{1}{2} \text{ulp}(M[k+1]) \), then \( f_1(M[k+1] + x) = M[k+1] \) in to-nearest rounding mode. Therefore for all \( j > k \) using \( M[j] \) to split \( x \) using either Algorithm 1 or Algorithm 4 the extracted leading part is always 0 and the trailing part is \( x \). It means that using any sequence of extraction factors \( M[j], M[j-1], \ldots, M[j+1-k], j \geq k \) the extracted part of \( x \) that is put into a certain bin will be reproducible and depend only on the index of that bin. This property cannot be guaranteed if the operations are performed in a directed rounding mode since even if \( \text{ulp}(M[j]) \gg |x| \) it is still possible that \( f_1(M[j]+x) \neq M[j] \) in directed rounding.

Similarly for an input vector \( v = [v_1, \ldots, v_n] \), \( M[k] \) is chosen so that \( 2^{k+1} \cdot \nu > 2 \cdot \max_i |v_i| \geq 2^k \cdot \nu \). In case of \( K \)-fold algorithm, \( M[k], M[k-1], \ldots, M[k+1-k] \) will be used.

In addition, in order for Algorithm 5 to be error-free, and hence be reproducible, it is required to satisfy that \( \max_i |v_i| \leq \text{ulp}(M[k]) \cdot 2^{-2 \left\lfloor \log_2 n \right\rfloor} \). Using precomputed boundaries, we only have \( 2 \cdot \max_i |v_i| < 2^{k+1} \cdot \nu \). Therefore in order to avoid overflowing the bin we have to ensure that \( \frac{1}{2} \cdot 2^{k+1} \cdot \nu \leq \text{ulp}(M[k]) \cdot 2^{-2 \left\lfloor \log_2 n \right\rfloor} \). This means \( n \leq 2^{-(k+1) \cdot \nu-1} \cdot \text{ulp}(0.75 \cdot \epsilon^{-1} \cdot 2^k \cdot \nu) = \epsilon^{-1} \cdot 2^{W-2} \cdot 2^{-k+3} \). In case of IEEE double precision, i.e. \( \epsilon = 2^{-53} \), if the bin width is \( W = 40 \), then the maximum number of floating point numbers that can be summed without overflow is \( n \leq 2^{11} = 2048 \). Therefore, in order to accommodate for a longer input vector carry-bit needs to be captured and propagated to a different variable after every \( \text{NB} \leq \epsilon^{-1} \cdot 2^{-W-2} \) additions. It means that the algorithm needs to be implemented in a blocked fashion. It is worth noting that the maximum absolute value can also be evaluated in blocked fashion. Denote by \( v[i:r] = [v_i, \ldots, v_r] \) a block of input vector \( v \) from index \( i \) to \( r \). Algorithm 6 is the pseudo-code for sequential \( K \)-fold 1-Reduction reproducible summation which is a building block for the parallel case. In total, Algorithm 6 costs \( n \text{FMax} + (3K-2)n \text{FAdd} + Kn \text{FOr} \), where \( \text{FMax} \) stands for a floating point maximum absolute value operation.

#### Algorithm 6 Sequential Reproducible Summation:

\[ [S, C] = \text{rsum}(v, K) \]

**Require:** \( v \) is a vector of size \( n \), \( 1 \leq W < -\log_2 \epsilon \) is the bin width, \( M[i] = 0.75 \cdot \epsilon^{-1} \cdot 2^i \), \( \text{imin} \leq i \leq \text{imax} \) are precomputed, \( K \) is the number of bins to be kept. \( \text{NB} \leq \epsilon^{-1} \cdot 2^{-W-2} \) is the block size. \( S, C \in \mathbb{R}^K \)

1. for \( k = 1 \) to \( K \) do  
   \( S_k = M[\text{imin}+k-1], C_k = 0 \) \( \triangleright \) Initialization
2. for \( i = 1 \) to \( n \) step \( \text{NB} \) do
3. \( S_k = S_k - g \) \( \triangleright \) Update
4. for \( k = 1 \) to \( \min(g, k) \) do
5. \( C_k = C_k - g \)
6. \( S_k = S_k + 1.5 \cdot 2^{g-W} \cdot \text{ulp}(S_k) \)
7. \( \text{for } k = 1 \) to \( K \) do \( \triangleright \) Extract \( K \) first bins
8. \( [S_k, v_j] = \text{ExtractVector3}(S_k, v_j) \)
9. \( \text{end for} \)
10. \( \text{if } S_k \geq 1.75 \cdot \text{ulp}(S_k) \) then
11. \( S_k = S_k - 0.25 \cdot \text{ulp}(S_k) \)
12. \( C_k = C_k + 1 \)
13. \( \text{else if } S_k < 1.25 \cdot \text{ulp}(S_k) \) then
14. \( S_k = S_k + 0.5 \cdot \text{ulp}(S_k) \)
15. \( C_k = C_k - 2 \)
16. \( \text{else if } S_k < 1.5 \cdot \text{ulp}(S_k) \) then
17. \( S_k = S_k + 0.25 \cdot \text{ulp}(S_k) \)
18. \( C_k = C_k - 1 \)
19. \( \text{end if} \)
20. \( \text{end for} \)
21. \( \text{end if} \)
22. \( \text{end for} \)
23. \( \text{End} \)

**Ensure:** \( S, C \) are respectively the trailing and leading part of the aggregation of values in the \( k \)-th left most bins. The actual sum of each bin is given by (5).

4.2 Reproducibility of Sequential Algorithm

The reproducibility of Algorithm 6 can be proved by analyzing each code block of the algorithm.

The algorithm starts with \( K \) smallest bins of the exponent range and no carry bits. The main part of the algorithm is a for loop (Line 4) that iterates through the whole input vector \( v \) by blocks of \( \text{NB} \) elements. For each
block, the local maximum absolute value $m$ of all the elements is first computed. This local maximum absolute value will then be used to update the list of $K$ leftmost bins (Lines 7 to 14). This while loop ensures that $m < 2^{e_{\text{max}}-1} \cdot \text{ulp}(S_1) = \text{ulp}(S_1) \cdot 2^{-e-2} \cdot \lfloor \log_2 M \rfloor$, which is the requirement for Algorithm 5 to be reproducible. Therefore $S_1$ always corresponds to the updated maximum absolute value of all the visited elements in $v$, which means that at the end of the algorithm $S_1$ will correspond to $\max_i |v_i|$. Hence $S_1$ is guaranteed to be reproducible.

The second for loop (Line 15 to 17) performs the vector transformation to extract the $K$ leading parts corresponding to $S_k$, $k \in [1, \ldots, K]$, from each input floating point number. After each extraction, we always have that $|v_i| \leq \frac{1}{2} \text{ulp}(S_k) = \text{ulp}(S_{k+1}) \cdot e^{-1} \cdot 2^{-W-2}$, therefore all the $K$ vector transformations on $v[i:w]$ are error-free. According to Theorem 4, these leading parts are added to $S_k$ without any rounding error.

The final loop (Line 18 to 29) is to perform the carry-bit propagation, which helps to avoid overflow. Essentially, this carry-bit propagation part is to ensure that $1.5 \cdot \text{ulp}(S_k) \leq S_k < 1.75 \cdot \text{ulp}(S_k)$, which is needed for the vector transformation of subsequent blocks to be error-free and reproducible.

The carry-bit is stored in $C_k$. In consequence, after each iteration the aggregated value of each bin will be determined by

$$ T_k = C_k \cdot 0.25 \cdot \text{ulp}(S_k) + S_k - 1.5 \cdot \text{ulp}(S_k) \tag{4} $$

$$ = 0.25 \cdot (C_k - 2) \cdot \text{ulp}(S_k) + S_k. \tag{5} $$

In the worst case, the value of $|C_k|$ is bounded by $2 \cdot \lceil \frac{n}{NB} \rceil$. In order to avoid overflow, the precision needed to store $C_k$ is $p_c = 2 + \lceil \log_2 \frac{n}{NB} \rceil$. In other words, if the precision used to store $C_k$ is $p_c$, then Algorithm 6 can compute a reproducible sum of up to $\text{NB} \cdot 2^{p_c-2}$ elements. Moreover, $\text{NB}$ is bounded by $\text{NB} \leq e^{-1} \cdot 2^{-W-2}$, the maximum number of floating point numbers that can be summed reproducibly is $N_{\text{max}} = e^{-1} \cdot 2^{p_c-4}$. For example, if the bin width is set to $W = 40$ and $C_k$ is stored in double precision floating point numbers then the maximum number of double precision floating point that can be summed reproducibly is $N_{\text{max}} = 2^{33} \cdot 2^{253-40-4} = 2^{62} \approx 4 \cdot 10^{18}$, which is sufficiently large for Exascale.

### 4.3 Accuracy

The accuracy of the pre-rounding technique depends on the error of each pre-rounding, which in turn depends on the boundary. Since each trailing part that is thrown away in the pre-rounding technique can be bounded by $\text{Boundary}$, the total error is bounded by $n \cdot \text{Boundary}$. In the 1-Reduction technique, the boundaries are precomputed and do not depend on input data. In the worst case, the maximum absolute value of input data can be only slightly larger than the boundary, i.e. $\max_i |v_i| \approx \frac{1}{2} \text{ulp}(M)$. Therefore if only one bin is used to perform the summation, the best error bound that we can get for the 1-Reduction technique is $n \cdot \max_i |v_i|$, which is much too large.

In case of K-fold technique, the computation’s error is now determined by the minimum boundary being used. Suppose the gap between two consecutive precomputed boundaries is $W$ bits. Then the error bound of the K-fold 1-Reduction algorithm is:

$$ \text{absolute error} \leq n \cdot \frac{1}{2} \text{ulp}(S_k) \leq n \cdot \frac{1}{2} \text{ulp}(S_1) \cdot 2^{(1-K)W} < n \cdot 2^{(1-K)W-1} \cdot \max_i |v_i|. $$

This means that the accuracy of 1-Reduction can be tuned by choosing $K$ according to the accuracy requirement of each application.

In practice for the summation of double precision floating-point numbers we use $K = 3$ and $W = 40$. $W$ is a tuning parameter that depends on the desired accuracy, and the relative costs of basic arithmetic versus the (very rare) carry propagation from one segment to another.

Given $w$, $K$, the absolute error will be bounded by

$$ n \cdot 2^{-81} \cdot \max_i |v_i| = n \cdot 2^{-28} \cdot \epsilon \cdot \max_i |v_i|, $$

which is at least $2^{-28}$ times smaller than the error bound of the standard summation algorithm $(n-1) \cdot \epsilon \cdot \sum_{i=1}^n |v_i|$. As shown in [4], the absolute error bound of reproducible sum is tight, i.e. the computed error is in most of the cases close to the error bound. In case of huge cancellation, for example $v = [B, -B, 1, \ldots, 1]$ where $B \gg 1$, so that $|\sum_{i=1}^n v_i| \ll \max_i |v_i|$ then results computed by the reproducible summation might contain only a few accurate bits. Meanwhile the normal summation might still produce accurate results depending the order of evaluation.

In other cases where the exponent range of input numbers is small, for example when $\epsilon_{\text{max}} - \epsilon_{\text{min}} < 28$, the reproducible sum can produce an accurate result regardless of cancellation.

In case of large exponent range as well as huge cancellation, if desired, $K$ can be increased to improve the accuracy. For example, to obtain perfect rounding $K$ can be increased to cover the whole exponent range. It means $K = \lceil 2048/40 \rceil \approx 52$. However, that will lead to a much higher computation cost. In this case, correctly rounding algorithms [11] or exact arithmetic [8] can be better solutions. Those solutions compute correctly rounded results and hence can obtain reproducibility. However, those algorithms require more memory usage and are more difficult for parallelization especially for higher level operations such as level 2 and 3 BLAS routines.

### 4.4 Reduction operator and Parallel Reproducibility

As explained at the beginning of this section, in order to compute a reproducible global sum, we need to have a special reduction operator that takes into account the binning process.
Using Algorithm 6, the local result of each processor is a pair of arrays $S, C \in \mathbb{F}^k$, which satisfy $1.5 \cdot ufp(S_k) \leq S_k < 1.75 \cdot ufp(S_k)$ for all $1 \leq k \leq K$. Therefore, the reduction can be performed by implementing a special addition operation of two such pairs of arrays.

An implementation of such a special reduction operator is presented in Algorithm 7. First, the two input pairs are aligned to the maximum bin index (Lines 1 to 12). Then the aggregation is carried out by simply adding the corresponding mantissas and carries. Finally the carry-bit propagation (Lines 16 to 25) is performed to avoid overflow in subsequent reduction steps.

**Algorithm 7** 1-Reduction’s special reduction operation $[S,C] = \text{RepReduce}(S1, C1, S2, C2)$

**Require:** $S1, C1, S2, C2 \in \mathbb{F}^k$, $w$ is the bin width.

1: if $ufp(S2_1) > ufp(S1_1)$ then
2:  $[S, C] = \text{RepReduce}(S2, C2, S1, C1)$
3: return
4: end if
5: if $ufp(S2_1) < ufp(S1_1)$ then $\triangleright$ Right Shifting
6:  $g = \log_2(ufp(S1_1)/ufp(S2_1))/w$
7:  for $k = K$ to $g + 1$ do
8:  $S_2k = S_2k-g$
9:  $C_2k = C_2k-g$
10: end for
11: for $k = 1$ to $g$ do
12:  $S2_1 = 1.5 \ast 2^*W \ast ufp(S2_1)$
13:  $C2_k = 0$
14: end for
15: end if
16: for $k = 1$ to $K$ do $\triangleright$ Aggregation
17:  $S_k = S1_k + (S2_k - 1.5 \ast ufp(S2_k))$
18:  $C_k = C1_k + C2_k$
19:  if $S_k \geq 1.75 \ast ufp(S_k)$ then $\triangleright$ Carry Propagation
20:  $S_k = S_k - 0.25 \ast ufp(S_k)$
21:  $C_k = C_k + 1$
22:  else if $S_k < 1.25 \ast ufp(S_k)$ then
23:  $S_k = S_k + 0.5 \ast ufp(S_k)$
24:  $C_k = C_k - 2$
25:  else if $S_k \leq 1.5 \ast ufp(S_k)$ then
26:  $S_k = S_k + 0.25 \ast ufp(S_k)$
27:  $C_k = C_k - 1$
28: end if
29: end for

**Ensure:** $[S, C]$ is the sum of the $K$ corresponding left-most bins of both $[S1, C1]$ and $[S2, C2]$.

The reason is that according to Section 4.1 the splitting of each summand into windows is reproducible and that the bits of the summands that lie in any window defined by some pair $(C_k, S_k)$ on some processor are summed exactly by Algorithm 6. In particular, their values do not affect the values in any other window, because all carries are captured by $C_k$. Next, the sums represented by two such pairs that share the same $ulp(S_k)$ are also summed exactly by Algorithm 7, again without affecting values in any other window. At the end of the reduction all pairs $(C_k, S_k)$ will have been summed that are among the leftmost $K$ pairs, but pairs to the right of these will have been discarded at different points, depending on the shape of the reduction tree. But all the bits of all the summands in the leftmost $K$ pairs will have been summed exactly, and so reproducibly.

## 5 Experimental Results

In this section, we present some experimental results to check the reproducibility, the accuracy, as well as the performance (both sequential and parallel) of the proposed 1-Reduction technique.

### 5.1 Reproducibility and Accuracy

Input data are generated using a linear distribution, uniform distribution and normal distribution in $[-1,1]$ for varying vector sizes $n = 10^3, 10^4, 10^5, 10^6$.

In order to check the reproducibility, for each input vector all elements are summed in different orderings: increasing, decreasing, increasing magnitude, decreasing magnitude and random permutation. The computed results are considered reproducible if and only if they are bit-wise identical for all considered data orderings. As expected, results computed using Algorithm 6 are reproducible for all input data. In contrast, results computed by the standard summation algorithm are rarely reproducible for different data orderings.

Table 1 summaries some test results of the summation of $n = 10^6$ double precision floating-point numbers. Computed results of both reproducible summation and standard summation for different data orderings are compared with result computed using quad-double precision. The first column shows the formula used to generate the input vector. The second column shows the relative errors of results computed by Algorithm 6 using 3 bins of 40-bit width, which are always reproducible. The third column shows the range of relative errors of results computed by the standard summation algorithm.

As can be seen from Table 1, in most cases results computed by Algorithm 6 have smaller relative errors than results computed by the standard summation algorithm. Especially in the third case, i.e. $v_i = \sin(2.0 \ast \pi \ast i/n)$, the sum would be identically zero in exact arithmetic. In finite precision arithmetic, nonetheless, since we do not have the exact $\pi$, the exact value of $\sum_{i=1}^{n} v_i$ is instead very close to zero. In this case, the standard summation
summation could hardly obtain any correct significant bit in the computed result. Our proposed 1-Reduction technique, i.e. the rsum function, however computes a very accurate result which is correct to almost 15 decimal digits. This correlates with the fact that the error bound of Algorithm 6 is much smaller than that of the standard summation algorithm.

5.2 Performance

In order to check the performance of the proposed 1-Reduction technique we measured two test sets for sequential and parallel computing environments respectively.

The first test set measures the performance of the \( (K = 3) \) version of Algorithm 5 (which is the building block of Algorithm 6) as well as the \( (K = 2) \) versions of Algorithm 2 and Algorithm 3 for varying vector sizes \( n = 100, \ldots, 10^7 \) on a single Intel Sandy Bridge core at 2 GHz, with L1 Cache of 32K, L2 Cache of 256KB, and L3 Cache of 10MB. Each test is run with warmed-up cache (by repeating the function call a large number of times) to amortize the data loading time.

Recall that, since we do not have to compute the trailing part during the last pass of vector extraction [4], the theoretical cost of the 2-fold version of Algorithm 2 is \( 7n \) FAdd. The theoretical cost of the 2-fold version of Algorithm 3 is \( 4n \) FAdd. And the theoretical cost of the 3-fold version of Algorithm 5 is \( 7n \) FAdd + \( 3n \) F0r.

Since the summation algorithm does not use any floating point multiplication, using SSE2 instructions the peak performance of a standard summation algorithm can be \( P_{peak} = 2 \times 2.0 = 4.0 \) GFLOPs. Figure 4 plots the effective cost of each algorithm, which is determined by \( P_{peak}/(\#\text{iterations} \times n/\text{running time}) \). For example a ratio 2.0 means that the effective cost of the algorithm is equivalent to \( 2n \) floating point additions.

As can be seen from Figure 4, when the vector size is large enough (\( n > 1000 \)) to amortize the cost of loop control logic as well as of function calls, then the effective costs of Algorithm 2 (\( K = 2 \)) and Algorithm 3 (\( K = 2 \)) are only slightly higher than 7 and 4 respectively, which match closely to the FLOP counts of the corresponding algorithms. Nonetheless, the effective cost of Algorithm 5 (\( K = 3 \)) is only \( \approx 7 \), which is roughly equal to the effective cost of Algorithm 2 (\( K = 2 \)). It means that in this case the 0r-bit operation is not counted.

When the vector sizes get larger (\( n > 10^6 \)), the input vector can no longer fit into the L3 cache which is of size 10MB and hence can only hold up to 1,310,720 double precision floating point numbers. Therefore the data loading time becomes more important and increases the effective cost of each algorithm. From Figure 4, the effective costs of all the three reproducible summation algorithms both increase by 1 (from 3 to 4 for Algorithm 3, and from 7 to 8 for Algorithm 2, 5).

As a reference, consider the effective cost of function dasum from the Intel MKL library [2] to compute the sum of absolute values of input vector which is also plotted in Figure 4. When \( n \in [10^4, 2 \times 10^4] \), the effective cost of dasum is close to 1, which means that the cost of the dasum function is almost the same as the cost of the standard summation algorithm. It suggests that the floating point absolute value operation does not contribute to the cost of the dasum function. Nonetheless, when \( n \approx 2 \times 10^6 \) the effective cost of dasum increases substantially from 1 to 3. Therefore the dasum function is more communication-bound than the other three reproducible summation algorithms.

The second test set checks the scalability of the proposed 1-Reduction technique in a massively parallel environment. Figure 5 summarizes experimental results on Edison, a Cray XC30 (www.nersc.gov/systems/edison-cray-xc30), for the summation of \( 10^6 \) IEEE double precisions floating-point numbers. For each number of processors \( p \in \{1, 4, \ldots, 1024\} \) where each processor has \( 10^6/p \) summands, we measured the run-time of 4 algorithms: The first uses the optimized non-reproducible dasum function in the Intel MKL library [2] to compute the local sum of absolute values, and then MPI-Reduce to compute the final result. Therefore the running time consists of two parts: the local summation computing time and the reduction time. The total running time of this algorithm is always normalized to 1 in the figure. The second and third run-times are for the two algorithms Fast Reproducible Sum and Reproducible Sum presented in [4], which are essentially based on Algorithm 3 and Algorithm 2 respectively with 2 vector transformation passes (\( K = 2 \)); both require 2 reduction steps. Both these algorithms compute the local maximum absolute value and communicate to reduce
The proposed 1-Reduction technique attains reproducibility for parallel heterogeneous computing environments. Reproducibility is guaranteed regardless of the number of processors, reduction tree shape, data assignment, data partitioning, etc. Since no extra interprocessor communication is needed, this technique is well suited to highly parallel environments including ExaScale and cloud computing, where communication time dominates computing time. It can also be applied in data-streaming applications since the boundaries can be updated on-the-fly whenever new values come. The 1-Reduction technique can be applied for example for heterogeneous systems that involve both general-purpose CPUs and GPUs (Graphics Processing Unit). The order of evaluation changes radically when porting code from CPU to GPU, therefore it is much harder for a performance-optimized floating point library to guarantee reproducibility between CPU and GPU.

Even though our proposed 1-Reduction technique works both correctly and with performance close to that of performance-optimized nonreproducible summation in massively parallel environment, it is still slower than a performance-optimized summation by a factor of 7 in terms of FLOP count. This slowdown cannot be amortized easily by communication cost in other computation-bound operations such as matrix-matrix multiplication. Therefore we are also investigating possibilities of hardware support to reduce that cost. Ideally, if we could combine both the bin indexing and the bin aggregation step into a single instruction then the slowdown of local summation would be reduced to 1. It means that we could obtain reproducibility at almost the same cost as a performance-optimized nonreproducible algorithm.

7 Acknowledgements
This research is supported in part by NSF OCI-1032639, NSF ACI-1339676, DOE grants DOE DE-SC0010200, DOE DE-SC0003959, DOE DE-SC0005136, DOE DE-SC0008699, DOE DE-SC0008700, DOE DE-SC0004938, DOE AC02-05CH11231, and DARPA grant HR0011-12-0016, ASPIRE Lab industrial sponsors and affiliates Intel, Google, Nokia, NVIDIA, and Oracle. Any opinions, findings, conclusions, or recommendations in this paper are solely those of the authors and does not necessarily reflect the position or the policy of the sponsors.

6 Conclusions and Future Work
The proposed 1-Reduction technique attains reproducibility for parallel heterogeneous computing environments. Reproducibility is guaranteed regardless of the number of processors, reduction tree shape, data assignment, data partitioning, etc. Since no extra interprocessor communication is needed, this technique is well suited to highly parallel environments including ExaScale and cloud computing, where communication time dominates computing time. It can also be applied in data-streaming applications since the boundaries can be updated on-the-fly whenever new values come. The 1-Reduction technique can be applied for example for heterogeneouse systems that involve both general-purpose CPUs and GPUs (Graphics Processing Unit). The order of evaluation changes radically when porting code from CPU to GPU, therefore it is much harder for a performance-optimized floating point library to guarantee reproducibility between CPU and GPU.

Though in this paper we have only demonstrated this technique for summation, it can be applied to other operations that use summation as a reduction operator, for example dot product, matrix-vector multiplication, and matrix-matrix multiplication. We also plan to apply this technique to prefix-sum as well as higher level BLAS and linear algebra routines.

Even though our proposed 1-Reduction technique works both correctly and with performance close to that of performance-optimized nonreproducible summation in massively parallel environment, it is still slower than a performance-optimized summation by a factor of 7 in terms of FLOP count. This slowdown cannot be amortized easily by communication cost in other computation-bound operations such as matrix-matrix multiplication. Therefore we are also investigating possibilities of hardware support to reduce that cost. Ideally, if we could combine both the bin indexing and the bin aggregation step into a single instruction then the slowdown of local summation would be reduced to 1. It means that we could obtain reproducibility at almost the same cost as a performance-optimized nonreproducible algorithm.

**References**


James Demmel is the Dr. Richard Carl Dehmel Distinguished Professor of Computer Science and Mathematics at the University of California at Berkeley. His personal research interests are in numerical linear algebra, high performance computing, and communication avoiding algorithms in particular. He is known for his work on the LAPACK and ScaLAPACK linear algebra libraries. He is a member of the National Academy of Sciences, National Academy of Engineering, a Fellow of the ACM, AMS, IEEE and SIAM, and winner of the IEEE Computer Society Sidney Fernbach Award, the SIAM J. H. Wilkinson Prize in Numerical Analysis and Scientific Computing, and numerous best paper prizes. He was an invited speaker at the 2002 International Congress of Mathematicians and the 2003 International Congress on Industrial and Applied Mathematics.

Hong Diep Nguyen is a postdoctoral researcher at University of California at Berkeley. He received his PhD degree in 2011 from Ecole Normale Superieure de Lyon. His personal research interests are interval arithmetic, floating-point arithmetic, numerical analysis, and high performance computing.