Abstract—Communication-optimal algorithms are known for square matrix multiplication. Here, we obtain the first communication-optimal algorithm for all dimensions of rectangular matrices. Combining the dimension-splitting technique of Frigo, Leiserson, Prokop and Ramachandran (1999) with the recursive BFS/DFS approach of Ballard, Demmel, Holtz, Lipshitz and Schwartz (2012) allows for a communication-optimal as well as cache- and network-oblivious algorithm. Moreover, the implementation is simple: approximately 50 lines of code for the shared-memory version. Since the new algorithm minimizes communication across the network, between NUMA domains, and between levels of cache, it performs well in practice on both shared- and distributed-memory machines. We show significant speedups over existing parallel linear algebra libraries both on a 32-core shared-memory machine and on a distributed-memory supercomputer.

Index Terms—communication-avoiding algorithms; linear algebra; matrix multiplication

I. INTRODUCTION

Matrix multiplication is a fundamental kernel of high-performance computing, scientific computing, and distributed computing. It is an inherently parallelizable task, and algorithms which take advantage of parallel architectures achieve much higher performance than serial implementations. When designing efficient parallel algorithms, it is important not only to load balance the arithmetic operations (flops), but also to minimize the amount of data transferred between processors and between levels of the memory hierarchy (communication). Since communication is becoming more expensive relative to computation (both in terms of time and energy), finding communication-optimal algorithms has significant practical impact.

The most widely-used algorithm for parallel matrix multiplication is SUMMA [33], which perfectly load balances the flops for any matrix dimension, but is only communication-optimal for certain matrix dimensions or if assuming no extra memory. For square matrix multiplication, communication cost lower bounds have been proved [24], [5], [2], suggesting that known 2D algorithms (such as SUMMA) and 3D algorithms [7], [1] are only optimal in certain memory ranges. These bounds led to “2.5D” algorithms [27], [30], [29] as well as a BFS/DFS-based algorithm [3], which are communication-optimal for all memory sizes and are faster in practice. In this work, we prove new communication cost lower bounds in the case of rectangular matrix multiplication, and give the first parallel algorithm that minimizes communication for all matrix dimensions and memory sizes. It is possible to perform rectangular matrix multiplication with fewer than the naive number of operations by using fast algorithms. The arithmetic cost of such algorithms has been extensively studied (see [21], [9], [14], [26], [22], [23], [15] and further details in [10]). Additionally, their communication cost is asymptotically lower than that of the classical algorithm [4]. However, the constant factors in their costs are often large enough that they are not practically useful. An alternate approach is to split the rectangular matrix multiplication problem into several square matrix multiplications, and then solve each of those with a fast square algorithm (such as Strassen’s algorithm [32], which has been shown to work well in parallel [6]). In this work we focus only on classical matrix multiplication, and do not consider algorithms that perform less arithmetic.

A. Cache-oblivious algorithms

Although we are primarily interested in the parallel case here, minimizing communication is also useful for sequential matrix multiplication. One technique is to block the algorithm into sizes that fit into cache, which attains the sequential lower bound [20]. An alternate approach is to use a recursive algorithm where the largest of the three dimensions is split at each recursive step. In [17] it is shown that this approach asymptotically minimizes the communication costs for any hierarchy of caches and any matrix dimension, without any machine-dependent parameters appearing in the algorithm, making the algorithm cache-oblivious. Cache-oblivious algorithms can get good performance on a wide variety of platforms with relatively little programmer effort. Although most high-performance linear algebra libraries are hand-tuned or auto-tuned for specific architectures, there have been a few attempts to write competitive cache-oblivious libraries [16], [34], [35]. We next consider an analogous algorithmic choice in the parallel case.
B. BFS/DFS versus Grid-based algorithms

Two approaches have emerged for parallelizing dense linear algebra—one that requires tuning and one that does not.

The first is iterative and grid-based, where the processors are thought of as residing on a two- or three-dimensional grid. This class includes SUMMA and 2.5D, as well as the recently proposed 3D-SUMMA algorithms [28], which attempt to combine the communication-avoidance of 2.5D matrix multiplication with the generality of SUMMA. As our communication lower bounds show, 3D-SUMMA is communication-optimal for many, but not all, matrix dimensions (see Table I). Grid-based algorithms can provide very high performance, especially when matched to the grid or torus-based topologies of many modern supercomputers [31]. However they may not perform as well in more general topologies. Even when the global topology is a torus, on some supercomputers the allocation can be an arbitrary subset, eliminating the possibility of matching the algorithm to the network.

The second approach, named BFS/DFS, has recently been used to parallelize Strassen’s algorithm in a communication-optimal way to obtain the fastest dense matrix multiplication algorithm in practice (see [3], [6], and a similar algorithm in [27]). BFS/DFS algorithms are based on sequential recursive algorithms, and view the processor layout as a hierarchy rather than a grid. Breadth-first steps (BFS) and depth-first steps (DFS) are alternate ways to solve the subproblems. At a BFS step, all of the subproblems are solved in parallel on independent subsets of the processors, whereas at a DFS all the processors work together on one subproblem at a time. In general, BFS steps reduce communication costs, but may require extra memory relative to DFS steps. With correct interleaving of BFS and DFS steps to stay within the available memory, it has been shown that BFS/DFS gives a communication-optimal algorithm both for square classical matrix multiplication and for Strassen’s algorithm, for any memory size. Because of their recursive structure, BFS/DFS algorithms are cache-, processor-, and network-oblivious in the sense of [8], [12], [13]. Note that they are not oblivious to the global memory size, which is necessary to determine the optimal interleaving of BFS and DFS steps. Additionally, they are typically a good fit for hierarchical computers, which are becoming more common as individual nodes become more complicated.

C. CARMA

We apply the BFS/DFS approach to the dimension-splitting recursive algorithm to obtain a communication-avoiding recursive matrix multiplication algorithm, CARMA, which is asymptotically communication-optimal for any matrix dimensions, number of processors, and memory size, and is cache- and network-oblivious. CARMA is a simple algorithm. However, because it is optimal across the entire range of inputs, we find cases where it significantly outperforms existing, carefully-tuned libraries. A simplified version of its pseudocode appears as Algorithm 1 (for more details, see Algorithm 2). At each recursive step, the largest of the three dimensions is split in half, yielding two subproblems. Depending on the available memory, these subproblems are solved by either a BFS step or a DFS step.

Algorithm 1 CARMA, in brief

Input: $A$ is an $m \times k$ matrix, $B$ is a $k \times n$ matrix
Output: $C = AB$ is $m \times n$
1: Split the largest of $m, n, k$ in half, giving two subproblems
2: if Enough memory then
3: Solve the two problems recursively with a BFS
4: else
5: Solve the two problems recursively with a DFS

D. Contributions

Our primary contributions here are the CARMA algorithm, as well as its analysis and benchmarking. We also prove tight lower bounds on the communication costs of rectangular matrix multiplication in all cases. Some of these bounds have appeared previously in [24], and the new bounds use the same techniques (along with those of [2]). As illustrated in Figure 1, the communication costs naturally divide into three cases that we call one large dimension, two large dimensions, and three large dimensions. SUMMA matches the lower bounds in the case of two large dimensions, and 3D-SUMMA matches the lower bounds in cases of two or three large dimensions. CARMA is the only algorithm that matches the communication lower bounds in all three cases.

We implement CARMA and compare it to existing parallel linear algebra libraries on both a multi-node distributed-memory machine and a NUMA shared-memory machine. In the shared-memory case, we compare to Intel’s Math Kernel Library (MKL) and show comparable performance for square matrices and matrices where the middle dimension is small relative to the other two, and improvements of up to 6.6× on matrices where the middle dimension is large. In the multi-node case, we compare CARMA to ScaLAPACK running on Hopper at NERSC, and see performance increases of up to 3× for square multiplication, 2500× for multiplication where the middle dimension is large, and 2× for multiplication where the middle dimension is small. With minor tuning, ScaLAPACK performs much better and our 2500× increase drops to 141×. As expected, the biggest improvements come in the case of one large dimension, where CARMA communicates much less than previous algorithms.

E. Paper organization

We describe CARMA in detail in Section II. After a brief discussion of the communication model in Section II-A, we prove communication lower bounds for classical rectangular matrix multiplication in Section II-B, and derive the communication costs of CARMA in Section II-C. We summarize the bandwidth costs of these three algorithms in each case in Table I. We implement CARMA and compare it to existing parallel linear algebra libraries in Section III. Finally, in Section IV we discuss data layout requirements for attaining
the communication lower bounds, potential to incorporate CARMA into existing libraries, and opportunities for tuning CARMA.

II. ALGORITHM

Detailed pseudocode for CARMA is shown in Algorithm 2. The recursion cuts the largest dimension in half to give two smaller subproblems. At each level of the recursion in CARMA, a decision is made between making a depth-first step (DFS) or a breadth-first step (BFS) to solve the two subproblems. A BFS step consists of two disjoint subsets of processors working independently on the two subproblems in parallel. In contrast, a DFS step consists of all processors in the current subset working on each subproblem in sequence. A BFS step increases memory usage by a constant factor, but decreases future communication costs. On the other hand, a DFS step decreases future memory usage by a constant factor, but increases future communication costs. On \( P \) processors, with unlimited memory, we show that the algorithm only needs BFS steps and is communication-optimal.

If the execution of only BFS steps causes the memory requirements to surpass the bounds of available memory, it is necessary to interleave DFS steps within the BFS steps to limit memory usage. We show that the resulting algorithm is still communication-optimal, provided the minimal number of DFS steps are taken. As we show in the analysis in Section II-C, only a constant factor extra memory is needed in the cases of one or two large dimensions, so DFS steps are not necessary in these cases. When all dimensions are large, the extra memory requirement may grow asymptotically. Therefore the memory may become a limiting resource in that case and DFS steps may be necessary. In our experiments, we used relatively small matrices on many processors so that the problem is communication-bound rather than computation-bound. As a result, the matrices are small enough that memory was not a limiting factor, and only BFS steps were used.

See Section IV-D and Figure 6 for a description of the data layout in the distributed-memory case.

A. Communication Model and Notation

We model a distributed-memory machine as having \( P \) processors, each with local memory size \( M \). The only way to access data in another processor’s local memory is by receiving a message. We count the number of words of data sent and received (bandwidth cost) and the number of messages sent and received (latency cost). We assume that each processor can only send or receive one message at a time, and we count the bandwidth and latency costs along the critical path of an algorithm.

Although designed for a distributed-memory machine, the model also applies to the case of a shared-memory system with non-uniform access. In this case, \( M \) is the amount of memory closest to any given processor. Even though a processor may access other memory without sending an explicit message, it is desirable to reduce both the volume and frequency of access to remote memory.

We consider the case of computing \( C = AB \) where \( A \) is an \( m \times k \) matrix, \( B \) is a \( k \times n \) matrix, and \( C \) is an \( m \times n \) matrix. In the next two subsections, it will be convenient to have an ordered notation for the three dimensions. Hence we define \( d_1 = \min(m,n,k) \), \( d_2 = \text{median}(m,n,k) \), and \( d_3 = \max(m,n,k) \). Both the lower bounds and the communication costs of CARMA depend only on the values of the three dimensions, not on their order. Similarly, let \( M_3, M_2, M_1 \) be the three matrices in increasing size, so \( M_3 \) has dimensions \( d_1, d_2 \), \( M_2 \) has dimensions \( d_1, d_3 \), and \( M_1 \) has dimensions \( d_2, d_3 \).

Algorithm 2 CARMA(\( A,B,C,m,k,n,P \))

Input: \( A \) is an \( m \times k \) matrix and \( B \) is a \( k \times n \) matrix
Output: \( C = AB \)

1: if \( P = 1 \) then
2: SequentialMultiply( \( A, B, C, m, k, n \) )
3: if Enough Memory then \( \triangleright \) Do a BFS
4: if \( n \) is the largest dimension then
5: Copy \( A \) to disjoint halves of the processors.
6: Parallel do
7: CARMA(\( A, B_{left}, C_{left}, m, k, n/2, P \) )
8: CARMA(\( A, B_{right}, C_{right}, m, k, n/2, P \) )
9: if \( m \) is the largest dimension then
10: Copy \( B \) to disjoint halves of the processors.
11: Parallel do
12: CARMA(\( A_{top}, B, C_{top}, m/2, k, n \) )
13: CARMA(\( A_{bot}, B, C_{bot}, m/2, k, n \) )
14: if \( k \) is the largest dimension then
15: Parallel do
16: CARMA(\( A_{left}, B_{top}, C_{top}, m, k/2, n \) )
17: CARMA(\( A_{right}, B_{bot}, C_{bot}, m, k/2, n \) )
18: Gather \( C \) from disjoint halves of the processors.
19: Processor \( i \) sends \( C \) and receives \( C' \) from processor \( i \pm P/2 \)
20: else \( \triangleright \) Do a DFS
21: if \( n \) is the largest dimension then
22: CARMA(\( A, B_{left}, C_{left}, m, k, n/2 \) )
23: CARMA(\( A, B_{right}, C_{right}, m, k, n/2 \) )
24: if \( m \) is the largest dimension then
25: CARMA(\( A_{top}, B, C_{top}, m/2, k, n \) )
26: CARMA(\( A_{bot}, B, C_{bot}, m/2, k, n \) )
27: if \( k \) is the largest dimension then
28: CARMA(\( A_{left}, B_{top}, C, m, k/2, n \) )
29: CARMA(\( A_{right}, B_{bot}, C, m, k/2, n \) )

TABLE I: Asymptotic bandwidth costs and lower bounds for matrix multiplication on $P$ processors, each with local memory size $M$, where the matrix dimensions are $d_1 \leq d_2 \leq d_3$. 2D SUMMA and 3D SUMMA have the variant and processor grid chosen to minimize the bandwidth cost.

<table>
<thead>
<tr>
<th>$P &lt; \frac{d_1}{d_2}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$\frac{d_1 d_2}{2 P}$</td>
</tr>
<tr>
<td>“1 large dimension”</td>
</tr>
<tr>
<td>$\frac{d_1 d_2}{2 P} &lt; P &lt; \frac{d_1 d_3}{4 P}$</td>
</tr>
<tr>
<td>$\sqrt{\frac{d_1 d_2 d_3}{P}}$</td>
</tr>
<tr>
<td>“2 large dimensions”</td>
</tr>
<tr>
<td>$\frac{d_2 d_3}{P} &lt; P$</td>
</tr>
<tr>
<td>$\frac{d_1 d_2 d_3}{P \sqrt{M}} + \left(\frac{d_1 d_2 d_3}{P}\right)^{2/3}$</td>
</tr>
<tr>
<td>“3 large dimensions”</td>
</tr>
</tbody>
</table>

**B. Communication Cost Lower Bounds**

Following [24], the classical rectangular matrix multiplication requires $mnk$ scalar multiplications, which may be arranged into a rectangular prism of size $m \times n \times k$ with the three matrices as its faces, see Figure 1. To perform a given multiplication, a given processor must have access to the entries of $A$, $B$, and $C$ corresponding to the projections onto the $m \times k$, $n \times k$, and $m \times n$ faces of the prism, respectively. If these entries are not assigned to that processor by the initial or final data layout, these entries correspond to words that must be communicated. We assume that each of the three matrices is load balanced in its input or output data layout.

At least one processor will perform at least $\frac{mnk}{P}$ multiplications. Consider such a processor, and let $S$ be the set of multiplications it performs. Let $|S_i|$ be the size of the projection of $S$ onto matrix $M_i$. The Loomis-Whitney inequality [25] gives a lower bound on the product of these projections:

$$|S_1| \cdot |S_2| \cdot |S_3| \geq \left(\frac{d_1 d_2 d_3}{P}\right)^2$$  \hspace{1cm} (1)

There are three cases to consider, depending on the aspect ratio of the matrices (see Figure 1 for graphical representations of the cases).

1) **Three large dimensions:** If 

$$P \geq 2 \frac{d_2 d_3}{d_1}$$

then by Theorem 3.1 of [24], we have

$$W \geq \frac{d_1 d_2 d_3}{2 \sqrt{2} P \sqrt{M}} - M.$$  

In the case that

$$M \leq \left(\frac{d_1 d_2 d_3}{4 P}\right)^{2/3},$$

this bound can be simplified to

$$W = \Omega \left(\frac{d_1 d_2 d_3}{P \sqrt{M}}\right).$$  \hspace{1cm} (2)

Additionally, following the methods of [2], Inequality 1 implies that

$$\max\{|S_1|, |S_2|, |S_3|\} \geq \left(\frac{d_1 d_2 d_3}{P}\right)^{2/3}. $$

Note that the amount of data available to one processor in the initial/final layout of any of the matrices is at most $\frac{d_1 d_3}{P}$ (recall...
that \( d_1 \leq d_2 \leq d_3 \), so this corresponds to a bandwidth cost of at least
\[
W \geq \left( \frac{d_1 d_2 d_3}{P} \right)^{2/3} - \frac{d_2 d_3}{P}.
\]
By the assumption that \( P \geq 2 \frac{d_2 d_3}{d_1} \), the first term dominates, and
\[
W = \Omega \left( \frac{d_1 d_2 d_3}{P} \right)^{2/3}. \tag{3}
\]

Equation 2 only applies for \( M \leq \left( \frac{d_1 d_2 d_3}{P} \right)^{2/3} \), but for larger \( M \), the bound in Equation 3 dominates it. Thus the lower bound may be concisely expressed as their sum:
\[
W = \Omega \left( \frac{d_3}{P \sqrt{M}} + \left( \frac{d_1 d_2 d_3}{P} \right)^{2/3} \right). \tag{4}
\]

This bound is attainable for any load balanced data layout, since it is larger than the cost of \( \frac{d_3}{P} \) words to redistribute the data.

The latency lower bound is the combination of two trivial bounds: at least one message must be sent, and the maximum message size is \( M \). Therefore the number of messages is:
\[
L = \Omega \left( \frac{d_1 d_2 d_3}{P M^{2/3}} + 1 \right).
\]

2) Two large dimensions: Next consider the case that
\[
2 \frac{d_2 d_3}{d_1^2} > P \geq 2 \frac{d_3}{d_2}.
\]
We consider two possibilities depending on the size of \( |S_1| \).

If \( |S_1| \geq \frac{3d_2 d_3}{2P} \), then the processor needs access to at least this many entries of \( M_1 \). We assumed that the input and output data layouts are exactly load balanced, so at most \( \frac{d_2 d_3}{P} \) of these entries are stored by that processor in the initial/final data layout. As a result, the remaining \( \frac{d_2 d_3}{P} \) must be communicated by that processor.

If \( |S_1| < \frac{3d_2 d_3}{2P} \), we may substitute for \( |S_1| \) in Inequality 1 to obtain
\[
|S_2| \cdot |S_3| \geq \frac{2d_1 d_2 d_3}{3P}. \tag{5}
\]

It follows that
\[
\max \{|S_2|, |S_3|\} \geq \sqrt{\frac{2}{3}} \sqrt[3]{\frac{d_1 d_2 d_3}{P}}.
\]

The amount of data a processor stores of \( M_2 \) or \( M_3 \) in the initial/final layout is at most \( \frac{d_1 d_2 d_3}{P} \) (recall that \( d_1 \leq d_2 \leq d_3 \)), thus we obtain a bandwidth lower bound of
\[
W \geq \sqrt{\frac{2}{3}} \sqrt[3]{\frac{d_1 d_2 d_3}{P}} - \frac{d_1 d_3}{P}.
\]

By the assumption that \( P \geq 2 \frac{d_3}{d_2} \), the first term dominates and this simplifies to
\[
W \geq \left( \sqrt{\frac{2}{3}} - \frac{1}{\sqrt{2}} \right) \sqrt[3]{\frac{d_1 d_2 d_3}{P}} = \Omega \left( \sqrt[3]{\frac{d_1^2 d_2 d_3}{P}} \right).
\]

The lower bound is the minimum of these two possibilities:
\[
W = \Omega \left( \min \left\{ \sqrt[3]{\frac{d_1 d_2 d_3}{P}}, \frac{d_2 d_3}{P} \right\} \right).
\]

By the assumption that \( \frac{d_2 d_3}{d_1^2} > P \), this simplifies to
\[
W = \Omega \left( \sqrt[3]{\frac{d_1 d_2 d_3}{P}} \right). \tag{6}
\]

Note that this lower bound is only attainable if the largest matrix is distributed among the processors in such a way that it doesn’t need to be communicated.

The latency lower bound is the trivial one that there must be at least one message: \( L = \Omega(1) \).

3) One large dimension: Finally, consider the case of one very large dimension, so that
\[
2 \frac{d_3}{d_2} > P.
\]
We consider three possibilities depending on the sizes of \( |S_1| \) and \( |S_2| \).

If \( |S_1| \geq \frac{5d_3}{4P} \), then the processor needs access to at least this many entries of \( M_1 \). We assumed that the input and output data layouts are exactly load balanced, so at most \( \frac{d_2 d_3}{P} \) of these entries are stored by that processor in the initial/final data layout. As a result, the remaining \( \frac{d_2 d_3}{P} \) must be communicated by that processor.

Similarly, if \( |S_2| \geq \frac{5d_3}{4P} \), then the processor needs access to at least this many entries of \( M_2 \). We assumed that the input and output data layouts are exactly load balanced, so at most \( \frac{d_2 d_3}{P} \) of these entries are stored by that processor in the initial/final data layout. As a result, the remaining \( \frac{d_2 d_3}{P} \) must be communicated by that processor.

If \( |S_1| < \frac{5d_3}{4P} \) and \( |S_2| < \frac{5d_3}{4P} \), we may substitute into Inequality 1 to obtain
\[
|S_3| \geq \frac{16}{25} d_1 d_2.
\]

Since \( M_1 \) is load balanced, only \( \frac{d_3}{4P} \) of these entries can be owned by the processor in the initial/final data layout, so for \( P \geq 2 \), at least
\[
W \geq \frac{7}{50} d_1 d_2 = \Omega(d_1 d_2)
\]
words must be communicated. The lower bound is the minimum of these three possibilities:
\[
W = \Omega \left( \min \left\{ d_1 d_2, \frac{d_2 d_3}{P}, \frac{d_1 d_3}{P} \right\} \right).
\]

By the assumption that \( 2 \frac{d_3}{d_2} > P \), this simplifies to
\[
W = \Omega \left( d_1 d_2 \right). \tag{7}
\]

Since this lower bound depends only on the size of the smallest matrix, it is only attainable if the two larger matrices are distributed such that each processor owns corresponding entries of them.
The latency lower bound is the trivial one that there must 
be at least one message: \( L = \Omega(1) \).

Note that whenever \( P = \Theta\left(\frac{d_1d_2}{d_1^2}\right) \), Equations 4 and 6 
give the same bound. Similarly, whenever \( P = \Theta\left(\frac{d_2}{d_2^2}\right) \), 
Equations 6 and 7 give the same bound. We may thus drop 
the factors of 2 in the definitions of one, two, and three large 
dimensions.

C. Communication cost of CARMA

CARMA will perform a total of \( \log_2 P \) BFS steps, possibly 
with some DFS steps interleaved. There are again three cases 
to consider. In each case, CARMA attains the bandwidth lower 
bound up to a constant factor, and the latency lower bound up 
to a factor of at most \( P \). In the previous subsection, we 
defined one large dimension, two large dimensions, and three 
large dimensions asymptotically. The lower bounds are “con-
tinuous” in the sense that they are equivalent for parameters 
within a constant factor of the threshold, so the precise choice 
of the cutoff does not matter. In this section, we define them 
precisely by CARMA’s behavior. For simplicity, we consider 
the three cases in the opposite order as in the previous section.

1) One large dimension: If \( P \leq \frac{d_1}{d_2^2} \), then there are no DFS 
steps, only one dimension is ever split, and the smallest matrix 
is replicated at each BFS step. The communication cost is the 
cost to send this matrix at each step:

\[
W = O\left(\frac{\log_2 P - 1}{\log_2 P} \cdot \frac{d_1d_2}{P} 2^i\right) = O(d_1d_2),
\]

since \( \frac{d_1d_2}{P} \) is the initial amount of data of the smallest 
matrix per processor, and it increases by a factor of 2 at each 
BFS step. In this case the BFS steps can be thought of as 
performing an all-gather on the smallest matrix.

The memory use is the memory required to hold the input 
and output, plus the memory required to hold all the data 
received, so

\[
M = O\left(\frac{d_1d_2 + d_1d_3 + d_2d_3}{P} + d_1d_2\right) = O\left(\frac{d_2d_3}{P}\right).
\]

At most a constant factor of extra memory is required.

The number of messages sent at each BFS is constant, so 
the latency cost is \( L = O(\log P) \).

2) Two large dimensions: Next consider the case that \( \frac{d_1}{d_2^2} < P \leq \frac{d_2d_3}{d_1^2} \). There will be two phases: for the first 
\( \log_2 \frac{d_1}{d_2^2} \) BFS steps, the original largest dimension is split; 
then for the remaining \( \log_2 \frac{d_2d_3}{d_1^2} \) BFS steps, the two original 
largest dimensions are alternately split. Again, no DFS steps 
are required. The bandwidth cost of the first phase is

\[
W_1 = O\left(\log_2 \frac{d_1}{d_2^2} - 1 \cdot \frac{d_1d_2}{P} 2^i\right) = O\left(\frac{d_2d_3}{P}\right).
\]

The bandwidth cost of the second phase is

\[
W_2 = O\left(\frac{1}{2} \log_2 \frac{d_2d_3}{d_1^2} \cdot \frac{d_1d_2}{P} 2^i\right) = O\left(\sqrt{\frac{d_1^2d_2d_3}{P}}\right),
\]

since every two BFS steps increases the amount of data being 
through each processor.

The cost of the second phase dominates the cost of the 
first. Again, the memory use is the memory required to hold 
the input and output, plus the memory required to hold all the 
data received, so

\[
M = O\left(\frac{d_1d_2 + d_1d_3 + d_2d_3 + \sqrt{d_1^2d_2d_3}}{P}\right) = O\left(\frac{d_2d_3}{P}\right).
\]

At most a constant factor of extra memory is required, 
justifying our use of BFS only.

There are at least \( \log_2 \frac{d_1}{d_2^2} \) processors working on each 
subproblem, and the subproblems are multiplication where 
all three dimensions are within a factor of 2 of each other. 
CARMA splits each of the dimensions once every three steps, 
alternating BFS and DFS to stay within memory bounds, until 
it gets down to one processor.

The cost of the first phase is exactly as in the previous case.

The bandwidth cost of the second phase is

\[
W_2 = O\left(\sum_{i=0}^{\log_2 \frac{d_2d_3}{d_1^2}} \frac{d_1d_2}{P} 2^i\right) = O\left(\sqrt{\frac{d_2d_3}{P}}\right).
\]

In the final phase, the cost is within a factor of 4 of the 
square case, which was discussed in Section 6.4 of [3], giving

\[
W_3 = O\left(\frac{d_1^3}{P_3 \sqrt{M}} + \left(\frac{d_1^3}{P_3}\right)^{2/3}\right)
\]

\[
= O\left(\frac{d_1d_2d_3}{P \sqrt{M}} + \left(\frac{d_1d_2d_3}{P}\right)^{2/3}\right),
\]

while remaining within memory size \( M \). \( W_3 \) is the dominant 
term in the bandwidth cost.

The latency cost of the first two phases is \( \log \frac{d_1d_2d_3}{d_1^2} \), 
and the latency cost of the third phase is

\[
L_3 = O\left(\frac{d_1d_2d_3}{PM^{3/2}} + 1 \log P\frac{d_1^2}{d_2d_3}\right),
\]

giving a total latency cost of

\[
L = O\left(\frac{d_1d_2d_3}{PM^{3/2}} \log P\frac{d_1^2}{d_2d_3} + \log P\right).
\]
Fig. 3: Level 3 cache misses for CARMA versus MKL for \( m = n = 64, k = 524288 \). CARMA suffers fewer cache misses than MKL, and this reduction in data movement accounts for its higher performance.

III. EXPERIMENTAL RESULTS

We have implemented two versions of CARMA: a shared-memory version written using Intel Cilk Plus and a distributed-memory version written in C++ with MPI. Each is benchmarked on three shapes of matrices corresponding to the three cases in the communication costs in Table I.

A. Shared-Memory Version

We benchmark the shared-memory version on Emerald, which has 4 Intel Xeon X7560 processors, for a total of 32 cores split between 4 NUMA regions. We compare CARMA’s performance to Intel’s Math Kernel Library (MKL) version 10.3.6. Since Emerald has \( 32 = 2^5 \) cores, CARMA performs 5 BFS steps and then uses MKL serially for the base case multiplications. All tests are for multiplication of randomly generated matrices. In each case the cache is cleared immediately before the benchmark, and the values shown are the average of 50 trials. Except where noted, the variation between trials was on the order of \( 1\% - 10\% \).

For the case of one large dimension, we benchmark \( 64 \times k \times 64 \) multiplication for \( k \) ranging from \( 2^6 \) up to \( 2^{24} \), shown in Figure 2a. This shape is used, for example, the CholeskyQR algorithm [19] for well-conditioned matrices. MKL’s performance is roughly flat at about 20 GFlop/s, whereas CARMA is able to use the extra parallelism of larger \( k \) values to be up to \( 6.6 \times \) faster for single-precision multiplication, and \( 5 \times \) faster for double-precision multiplication.

For the case of two large dimensions, we benchmark \( k = 64 \) for \( m = n \) ranging from \( 2^6 \) up to \( 2^{15} \). This is one of the most common shapes since it is used, for example, to perform the updates in LU factorization. On this shape, as shown in Figure 2c, MKL and CARMA achieve similar performance; in most cases MKL is slightly faster.

Finally, for the case of three large dimensions, we benchmark square matrices with dimension ranging from \( 2^6 \) up to

Fig. 4: Time breakdown between communication (MPI calls) and computation (everything else, including local data movement). Perfect strong scaling would correspond to equal total heights at 24 cores and 6144 cores.
Fig. 2: Performance results for both versions. Left column: performance versus matrix size of the Cilk Plus version of CARMA compared to MKL on Emerald. Right column: strong scaling of the MPI version compared to ScaLAPACK on Hopper.
In this case CARMA is slightly faster than MKL (see Figure 2e). For square multiplication of dimensions 4096 and 8192, we see larger variation (up to 30%) in the performance of both MKL and CARMA, for which we do not have a definitive explanation.

Figure 3 shows the number of level 3 cache misses for CARMA and for MKL on \(m = n = 64, k = 524288\), a case where CARMA is significantly faster, obtained using the Performance Application Programming Interface (PAPI [18]). CARMA incurs only 14% as many cache misses in double precision, and only 3% as many in single precision, while performing essentially the same number of floating point operations. As expected, our improvement is due to communication being reduced.

**B. Distributed-Memory Version**

We benchmark the distributed-memory version on Hopper, a Cray XE6 at the National Energy Research Scientific Computing Center (NERSC). It consists of 6,384 compute nodes, each of which has 2 twelve-core AMD “Magny-Cours” 2.1 GHz processors and 32 GB of DRAM (384 of the nodes have 64 GB of DRAM). The 24 cores are divided between 4 NUMA regions.

CARMA gets the best performance when run as “flat MPI”, with one MPI process per core. Local sequential matrix multiplications are performed by calls to Cray LibSci version 11.1.00. The distributed-memory version of CARMA supports splitting by arbitrary factors at each recursive step rather than just by a factor of 2. For each data point, several splitting factors and orders were explored and the one with the best performance is shown. It is possible that further performance improvements are possible by exploring the search space more thoroughly. For a description of the data layout used by distributed CARMA, see Section IV-D.

We compare CARMA against ScaLAPACK version 1.8.0 as optimized by NERSC. ScaLAPACK also uses LibSci for local multiplications. For each data point we explore several possible executions and show the one with the highest performance. First, we try running with 1, 6, or 24 cores per MPI process. Parallelism between cores in a single process is provided by LibSci. Second, we explore all valid processor grids. We also try storing the input matrices as stated, or transposed. In some cases transposing one of the input increases ScaLAPACK’s performance by more than a factor of 10.

The topology of the allocation of nodes on Hopper is outside the user’s control, and, for communication-bound problems on many nodes, can affect the runtime by as much as a factor of 2. We do not attempt to measure this effect. Instead, for every data point shown, the CARMA and ScaLAPACK runs were performed during the same reservation and hence using the same allocation.

For the case of one large dimension, we benchmark \(m = n = 192, k = 6291456\). The aspect ratio is very large so it is in the one large dimension case \((k/P > m,n)\) even for our largest run on \(P = 24576\) cores. In this case we see improvements of up to \(140 \times\) over ScaLAPACK. This data is shown in Figure 2b. If ScaLAPACK is not allowed to transpose the input matrices, the improvement grows to \(2500 \times\).

For the case of two large dimensions, we benchmark \(m = n = 24576, k = 192\). In this case both CARMA and ScaLAPACK (which uses SUMMA) are communication-optimal, so we do not expect a large performance difference. Indeed performance is close between the two except on very large numbers of processors (the right end of Figure 2d) where CARMA is nearly \(2 \times\) faster.

Finally for the case of three large dimensions, we benchmark \(m = n = k = 6144\). For small numbers of processors, the problem is compute-bound and both CARMA and ScaLAPACK perform comparably. For more than about 1000 cores, CARMA is faster, and on 24576 cores it is nearly \(3 \times\) faster. See Figure 2f.

Figure 4 shows the breakdown of time between computation and communication for CARMA and ScaLAPACK, for each of these matrix sizes, and for 24 cores (1 node) and 6144 cores (256 nodes). In the case of 1 large dimension on 6144 cores, CARMA is \(16 \times\) faster at the computation, but more than \(1000 \times\) faster at the communication. CARMA is faster at the computation because the local matrix multiplications are as close to square as possible allowing for more efficient use of the cache. For the other two sizes, the computation time is comparable between the two, but CARMA spends about \(3.5 \times\) less time on communication on 6144 cores.

All tests are for multiplication of randomly generated double precision matrices. For each algorithm and size, one warm-up run was performed immediately before the benchmark.

**IV. CONCLUSIONS AND OPEN PROBLEMS**

CARMA is the first distributed-memory parallel matrix multiplication algorithm to be communication-optimal for all dimensions of matrices and sizes of memory. We prove CARMA’s communication optimality and compare it against ScaLAPACK and MKL. Despite its simple implementation, the algorithm minimizes communication on both distributed- and shared-memory machines, yielding performance improvements of up to \(140 \times\) and \(5 \times\), respectively. As expected, our best improvement comes in ranges where CARMA achieves lower bounds on communication but previous algorithms do not. We next discuss future research directions for parallel matrix multiplication.

**A. Opportunities for Tuning**

The algorithm described in Section II always splits the largest dimension by a factor of 2. This can be generalized considerably. At each recursive step, the largest dimension could be split by any integer factor \(s\), which could vary between steps. Increasing \(s\) from 2 decreases the bandwidth cost (by at most a small constant factor) while increasing the latency cost. The choice of split factors is also affected by the number of processors, since the product of all split factors at BFS steps must equal the number of processors. Additionally, when two dimensions are of similar size, either one could be split. As long as the \(s\) are bounded by a constant, and
the dimension that is split at each step is within a constant factor of the largest dimension, a similar analysis to the one in Section II-C shows that CARMA is still asymptotically communication-optimal. Note that this means that CARMA can efficiently use any number of processors that does not have large prime factors, by choosing split factors $s$ that factor the number of processors.

In practice, however, there is a large tuning space, and more performance improvements may be possible by exploring this space further. Our MPI implementation allows the user to choose any dimension to split and any split factor at each recursive step (but the required data layout will vary; see Section IV-D). On Hopper, we have found that splitting 6 or 8 ways at each step typically performs better than splitting 2 ways, but we have not performed an exhaustive search of the tuning space.

For the shared-memory version, the data presented in Section II is without any tuning; we benchmarked the simplest version of CARMA, as outlined in Algorithm 2. By changing the depth of recursion above the minimum value of 5 for running on 32 cores, we obtain higher performance in some cases, see Figure 5.

**B. Comparing Grid-Based and BFS/DFS Algorithms**

In Section I-B, we discussed the relative merits of grid-based tuned algorithms with BFS/DFS algorithms that are resource-oblivious. However, we have not performed a thorough experimental comparison of the two. Such a comparison would involve testing both types of algorithms on computers like Hopper, where the allocation is arbitrary and there is an on-node hierarchy, and on computers like IBM Blue Gene, where allocations are guaranteed to be grid topologies and the machine can be thought of as “flat”.

It may be possible to use the BFS/DFS approach for many other sequential recursive algorithms. Work in progress to write a BFS/DFS based SEJITS (Selective Embedded JIT Specialization [11]) specializer to provide automatic resource-oblivious parallelization for recursive algorithms.

**C. Perfect Strong Scaling Range**

We say that an algorithm exhibits perfect strong scaling if its computation and communication costs decrease linearly with $P$. In the square case, the 2.5D algorithm and the square BFS/DFS algorithm exhibit perfect strong scaling in the range $P = \Omega(n^2/M)$ and $P = O(n^2/M^{3/2})$, which is the maximum possible range. Similarly, in the case of three large dimensions, defined by

$$P = \Omega \left( \frac{d_2 d_3}{d_1} \right),$$

both CARMA and 3D-SUMMA exhibit perfect strong scaling in the maximum possible range

$$P = \Omega \left( \frac{mn + mk + nk}{M} \right), \quad P = O \left( \frac{mnk}{M^{3/2}} \right).$$

Note that in the plots shown in this paper, the entire problem fits on one node, so the range degenerates to just $P = 1$.

In the case of one or two large dimensions, the bandwidth lower bound does not decrease linearly with $P$ (see Table I). As a result, perfect strong scaling is not possible. Figure 2b shows very good strong scaling for CARMA in practice because, even though the bandwidth cost does not decrease with $P$ in this case, it is small enough that it is not dominant up to 6144 cores (see Figure 4a).

**D. Data Layout Requirements**

Recall the three cases of the bandwidth cost lower bounds from Section II-B. In the case of three large dimensions, the lower bound is higher than the size of the input and output data per processor: $\frac{mn + mk + nk}{P}$. This means it is possible to attain the bandwidth lower bound with any load balanced initial/final data layout, since the bandwidth cost of redistributing the data is sub-dominant.

However, in the case of one or two large dimensions, the bandwidth cost lower bound is lower than the size of the input and output data per processor. This means that a communication-optimal algorithm cannot afford to redistribute the largest matrix, which limits the data layouts that can be used. For example, in the case of one large dimension, where CARMA shows its greatest advantage, it is critical that only entries of the smallest matrix ever be communicated. As a result, it is necessary for corresponding entries of the two larger matrices to be on the same processor in the initial/final data layout.

The MPI version of CARMA only communicates one of the three matrices at each BFS step. It requires that each of the two halves of the other two matrices already resides entirely on the corresponding half of the processors. See Figure 6. This requirement applies recursively down to some block size, at which point CARMA uses a cyclic data layout (any load balanced layout would work for the base case). The recursive data layout that the distributed version of CARMA...
uses is different from any existing linear algebra library; hence CARMA cannot be directly incorporated into, for example, ScaLAPACK.

In fact, even if a new library is designed for CARMA, there is a complication. If a matrix is used multiple times in a computation, sometimes as the largest and sometimes not the largest, the data layouts CARMA prefers will not be consistent. It should still be possible to asymptotically attain the communication lower bound for any sequence of multiplications by choosing the correct initial or final layout and possibly transforming the layout between certain multiplications. Doing so in a way that makes the library easy to use while remaining efficient is left as an open problem.

This limitation does not affect the shared-memory version of CARMA, whose performance improvements are primarily due to the local matrix multiplications being close to square. Hence the Cilk Plus version of CARMA can be used as a drop-in replacement for the matrix multiplication routine of ScaLAPACK.

ACKNOWLEDGMENTS

Research supported by Microsoft (Award #024263) and Intel (Award #024894) funding and by matching funding by U.C. Discovery (Award #DIG07-10227). Additional support comes from Par Lab affiliates National Instruments, Nokia, NVIDIA, Oracle, and Samsung. Research is also supported by DOE grants DE-SC0004938, DE-SC0005136, DE-SC0003959, DE-SC0008700, and AC02-05CH11231, and DARPA grant HR0011-12-2-0016. This research used resources of the National Energy Research Scientific Computing Center, which is supported by the Office of Science of the U.S. Department of Energy under Contract No. DE-AC02-05CH11231.

REFERENCES


