ABSTRACT
2D image convolution is ubiquitous in image processing and computer vision problems such as feature extraction. Exploiting parallelism is a common strategy for accelerating convolution. Parallel processors keep getting faster, but algorithms such as image convolution remain memory bounded on parallel processors such as GPUs. Therefore, reducing memory communication is fundamental to accelerating image convolution. To reduce memory communication, we reorganize the convolution algorithm to prefetch image regions to register, and we do more work per thread with fewer threads. To enable portability to future architectures, we implement a convolution autotuner that sweeps the design space of memory layouts and loop unrolling configurations. We focus on convolution with small filters (2x2–7x7), but our techniques can be extended to larger filter sizes. Depending on filter size, our speedups on two NVIDIA architectures range from 1.2x to 4.5x over state-of-the-art GPU libraries.

Index Terms—Convolution, parallel, GPU, autotuning

1. INTRODUCTION
Convolution is a key component in most algorithms for feature extraction, image segmentation, object tracking, and object recognition. In a recent “periodic table” of the fifteen most recurring computational patterns in image processing and computer vision literature, convolution ranked as the most ubiquitous, followed by histogram accumulation, vector distance, and quadratic optimization [1]. Our work focuses on image convolution with small nonseparable filters (2x2 to 7x7), which are extremely common for edge detection, feature extraction [2], and difference of gaussians [3].

The computer architecture community has developed many-threaded processors that offer tremendous boosts in peak FLOP/s over traditional single-core CPUs. However, improvements to memory bandwidth and latency have lagged behind the improvements to the processors themselves. As a result, the performance of convolution and other algorithms with low computational complexity tend to be limited by the memory bandwidth, much like trying to drink a thick milkshake through a narrow straw.

Parallel processors keep getting faster, but algorithms like convolution remain memory-bounded on these architectures. The solution is to redesign algorithms with the goal of minimizing communication among off-chip memory, on-chip shared memory, and registers. On a variety of parallel architectures, reducing and optimizing memory- and interprocess communication has accelerated memory-bounded problems in linear algebra [4] and graph traversal [5] by as much as an order of magnitude. In this paper, we accelerate 2D convolution by reducing communication with off-chip memory, while also avoiding long strides in the access pattern. For 3x3 – 7x7 convolution kernels, we produce a speedups of 1.2x-3.4x on the NVIDIA Fermi architecture, and 1.3x-4.5x on NVIDIA Kepler. These speedups are not with respect to CPU implementations; instead these are speedups over the fastest optimized GPU implementations in related literature and libraries. Further, for 2x2 and 3x3 filters, our communication-optimized convolution algorithm achieves peak memory bandwidth on NVIDIA Kepler GPUs, and we achieve within a factor of 2 of peak bandwidth on NVIDIA Fermi GPUs.

A common objection to performing algorithms like convolution on the GPU is that copying data from the CPU to GPU can be quite expensive. However, our work is targeted toward image processing pipelines for applications like feature extraction. These pipelines perform a long sequence of image transformations on the GPU, and this more than offsets the CPU-GPU copy time.

Recent work on domain-specific languages (DSLs) such as PetaBricks [7] and Halide [8] has sought to autotune or simplify the development of fast image processing implementations for various parallel architectures. Our work also employs autotuning, but our foremost goal is to produce the fastest possible image convolution implementation for small filter sizes on modern GPUs. Toward this goal, we explore several performance strategies that these DSLs do not explore, such as prefetching image regions to register and varying the amount of work performed by each thread. Ultimately, our work will inform designers of DSLs and libraries about design parameters that can improve convolution performance.

The rest of this paper is organized as follows. In Section 2, we review the relevant aspects of the NVIDIA Fermi and Kepler architectures, and we benchmark these architectures’ memory hierarchies. Section 3 describes how we redesign convolution to reduce the time spent waiting for memory accesses. In Section 4, we implement an autotuner that explores the 2D convolution design space to minimize memory communication time on two GPU architectures. We benchmark our work against NVIDIA-provided image processing libraries and other related literature in Section 5, and we conclude in Section 6.

2. ARCHITECTURE

2.1. GPU Architecture Overview
NVIDIA Fermi and Kepler GPUs are comprised of eight to fifteen streaming multiprocessors (SMs), which each execute up to 1000 concurrent threads. Users’ GPU-side code is typically implemented in the CUDA or OpenCL language extensions to C/C++. As in a typical Intel CPU, the NVIDIA GPUs have off-chip DRAM called global memory which is amplified by system-managed L1 and L2 caches. Also like a typical CPU, NVIDIA GPUs have on-chip registers, and

1512 threads per SM on Fermi, and 1536 threads per SM on Kepler.
each thread has its own register address space that is not accessible to other threads. For the C2050 (Fermi GF100) and GTX680 (Kepler GK104) GPUs that we use in this paper, each thread is allocated a maximum of 63 registers (Table 1, and the registers offer sufficient bandwidth to saturate the arithmetic or floating-point units. NVIDIA’s recent K20 (Kepler GK110) can allocate up to 255 registers per thread. Each streaming multiprocessor also has a small read-only constant memory, which is as fast as the registers. Unlike most CPUs, the NVIDIA GPUs also have a user-managed fast read-only pipeline to global memory called the texture cache (texcache), as well as a user-managed on-chip cache called shared memory (shmem). Shared memory address spaces are common within each thread block, but not globally across the GPU.

In Table 1, notice that the on-chip memory is quite limited. If an implementation uses a large number of registers per thread, then fewer threads can run concurrently. In other words, when each thread uses a larger portion of the register space, occupancy goes down.

Table 1. NVIDIA Memory Space per Streaming Multiprocessor (SM) [9] for C2050 (Fermi) and GTX680 (Kepler).

<table>
<thead>
<tr>
<th></th>
<th>Max 4-byte Registers Per Thread</th>
<th>Registers Per SM</th>
<th>Shmem Per SM</th>
<th>Texcache Per SM</th>
</tr>
</thead>
<tbody>
<tr>
<td>C2050</td>
<td>63</td>
<td>128KB</td>
<td>48KB</td>
<td>12KB</td>
</tr>
<tr>
<td>GTX680</td>
<td>63</td>
<td>256KB</td>
<td>48KB</td>
<td>48KB</td>
</tr>
<tr>
<td>K20</td>
<td>255</td>
<td>256KB</td>
<td>48KB</td>
<td>48KB</td>
</tr>
</tbody>
</table>

Data is persistent in the off-chip memory (global memory and the texture cache), but the on-chip memory (register and shared memory) contents are not guaranteed to persist beyond the lifetime of a thread. As a result, it’s necessary to store data (e.g. images) in the off-chip memory, and to load this data to registers when performing computations such as convolution. We spend the remainder of this section discussing and benchmarking the NVIDIA memory hierarchies, with the goal of informing convolution algorithm design decisions later in the paper.

2.2. Benchmarking the Memory Hierarchy

We now turn to benchmarking the key properties of the NVIDIA Fermi and Kepler memory hierarchy. In Table 2, we empirically benchmark the bandwidth of the global memory and shared memory, again using benchmarks described in [10].2 Our global memory bandwidth results are for memory accesses with unit stride—adjacent threads access adjacent global memory addresses. Longer strides reduce the usable memory bandwidth, because the hardware coalescers are optimized for unit stride. We direct the interested reader to [11] for a discussion of strides and coalescing in an earlier generation of NVIDIA hardware.

Notice in Table 2 that the newer GTX680 has slightly less shared memory bandwidth than the C2050. This is in part due to the fact that the GTX680 has fewer streaming multiprocessors than the C2050. We also attempted to benchmark the texture cache, but our microbenchmarking experiments did not come close to attaining the theoretical texture cache fill rate. So, Table 2 reports the theoretical texture cache fill rate reported by NVIDIA [12]. A key point about the texture cache is that Kepler’s fill rate is 2.6x greater than Fermi’s.

3. COMMUNICATION-MINIMIZING CONVOLUTION IMPLEMENTATION

In the early days of CUDA, NVIDIA advocated storing data (e.g. images) in global memory, then loading this data to shared memory (much like loading to cache on a CPU) for computation. However, Volkov and Demmel showed that higher performance can be obtained by unrolling loops and prefetching data up to registers instead of working out of shared memory. As a result, register prefetching and loop unrolling has become a common practice for linear algebra problems like matrix-matrix multiplication [13]. The key intuition is that, since global and and even shared memory communication is expensive, prefetching and unrolling can increase in-register data reuse. We now discuss our strategy for optimizing convolution by minimizing the time spent communicating with the caches and off-chip memory.

Our algorithm works as follows. Each thread begins by prefetching a region of the image from off-chip memory into its registers. Prefetching gives the compiler more flexibility to do instruction-level parallelism (ILP) and to overlap communication with computation. For example, when using a 3x3 convolution filter, we might prefetch a 4x4 region of the image into registers. Then, using a user-provided convolution filter that we store in the constant memory, we compute a region of output pixels. Finally, we write the output pixels back to off-chip memory. For the example with a 3x3 filter and 4x4 region in registers, each thread would produce four output pixels (right side of Figure 1). We use the term loop unrolling to describe implementations that produce more than one output pixel per thread. Loop unrolling reduces the total number of requests for data in off-chip memory, and it can further increase ILP.

Table 2. NVIDIA Memory Bandwidth – Global Memory, Texture Cache, Shared Memory on C2050 (Fermi) and GTX680 (Kepler).

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>C2050</td>
<td>90.4 GB/s</td>
<td>49.4 Gtexels/s</td>
<td>931 GB/s</td>
</tr>
<tr>
<td>GTX680</td>
<td>123GB/s</td>
<td>129Gtexels/s</td>
<td>893 GB/s</td>
</tr>
</tbody>
</table>

Volvo and Demmel showed that higher performance can be obtained by unrolling loops and prefetching data up to registers instead of working out of shared memory. As a result, register prefetching and loop unrolling has become a common practice for linear algebra problems like matrix-matrix multiplication [13]. The key intuition is that, since global and and even shared memory communication is expensive, prefetching and unrolling can increase in-register data reuse. We now discuss our strategy for optimizing convolution by minimizing the time spent communicating with the caches and off-chip memory.

Our algorithm works as follows. Each thread begins by prefetching a region of the image from off-chip memory into its registers. Prefetching gives the compiler more flexibility to do instruction-level parallelism (ILP) and to overlap communication with computation. For example, when using a 3x3 convolution filter, we might prefetch a 4x4 region of the image into registers. Then, using a user-provided convolution filter that we store in the constant memory, we compute a region of output pixels. Finally, we write the output pixels back to off-chip memory. For the example with a 3x3 filter and 4x4 region in registers, each thread would produce four output pixels (right side of Figure 1). We use the term loop unrolling to describe implementations that produce more than one output pixel per thread. Loop unrolling reduces the total number of requests for data in off-chip memory, and it can further increase ILP.

Volkov and Demmel showed that higher performance can be obtained by unrolling loops and prefetching data up to registers instead of working out of shared memory. As a result, register prefetching and loop unrolling has become a common practice for linear algebra problems like matrix-matrix multiplication [13]. The key intuition is that, since global and and even shared memory communication is expensive, prefetching and unrolling can increase in-register data reuse. We now discuss our strategy for optimizing convolution by minimizing the time spent communicating with the caches and off-chip memory.

Our algorithm works as follows. Each thread begins by prefetching a region of the image from off-chip memory into its registers. Prefetching gives the compiler more flexibility to do instruction-level parallelism (ILP) and to overlap communication with computation. For example, when using a 3x3 convolution filter, we might prefetch a 4x4 region of the image into registers. Then, using a user-provided convolution filter that we store in the constant memory, we compute a region of output pixels. Finally, we write the output pixels back to off-chip memory. For the example with a 3x3 filter and 4x4 region in registers, each thread would produce four output pixels (right side of Figure 1). We use the term loop unrolling to describe implementations that produce more than one output pixel per thread. Loop unrolling reduces the total number of requests for data in off-chip memory, and it can further increase ILP.

A slight modification to this approach is to first copy a large image region to each thread block’s shared memory, then copy from shared memory to registers. Using shared memory allows for cooperative loading: adjacent threads can load adjacent pixels from off-chip to shared memory, which maximizes coalescing even in implementations with unrolled loops. A trade-off is that we pay bandwidth and latency penalties for one set of loads from off-chip memory, plus two sets of accesses to store and load in shared memory.

2Given this paper’s space limitations, memory bandwidth is our main benchmark. Memory latency is also a useful parameter. We suggest [10] for data and benchmark implementations for NVIDIA memory latency.
4. AUTOTUNING

We now turn to exploring the design space of off-chip GPU storage devices (texture cache or global memory), the amount of work to do per thread (loop unrolling), and whether or not to prefetch data to registers. We also evaluate the impact of first fetching an image region to shared memory, then distributing the pixels from shared memory to registers. Finally, hard-coded loop bounds allow the compiler more freedom to add further performance improvements, so our autotuner produces a broad range of hard-coded implementations in the convolution design space.

We show our autotuner's findings for 3x3 filters on NVIDIA Fermi in Figure 2 and on Kepler in Figure 3. Targeting high-resolution surveillance cameras such as the 9216x9216 CCD595 from Fairchild Imaging [14], we use 9216x9216 1-channel floating-point images in Figures 2–5. Bear in mind that convolution's computation time scales linearly with the number of pixels. Therefore, the performance stratifications in these figures generalize to images that are sufficiently large to saturate the GPU—approximately 640x480 or larger for our unrolled implementations.

Observe in Figures 2 and 3 that the unrolled (4 or more outputs per thread) global → register implementations produce similar performance regardless of the amount by which we unroll the loop for 3x3 filters. Since more unrolling should lead to more ILP and fewer memory accesses, we might expect performance to continue to improve as we increase the amount of work per thread. However, more unrolling leads to longer strides in memory accesses which, as discussed in Section 2.2, reduces coalescing and thus reduces usable bandwidth. Also, while more unrolling reduces the number of off-chip memory requests, the L1 and L2 caches enable data reuse and reduce the penalty for the redundant memory accesses in overlapping window algorithms like convolution. Further, more unrolling (e.g. 25 outputs per thread) increases the registers allocated per thread, thus reducing occupancy. In short, we find that unrolling is important for improving performance, but factors like register pressure, ILP, occupancy, and strided accesses balance out so that global → register implementations are not particularly sensitive to the amount by which the loop is unrolled.

Also notice in Figures 2 and 3 that the strategy of loading to shared memory, then to register actually diminishes performance slightly. While the shared memory step can reduce the number of memory accesses and increase coalescing, it also adds a thread synchronization and an extra set of load and store penalties from the shared memory's bandwidth and latency. In contrast, loading directly from global memory to registers exploits the L1 cache and requires no synchronization. As we discussed in the previous paragraph, the L1 cache is amenable to the overlapping windows used in convolution. Tables 3 and 4 show that using shared memory doesn’t improve performance for convolution with 2x2 – 7x7 filters.

For brevity, we limit the autotuning visualization (Figures 2 and 3) to 3x3 filters, but we summarize the autotuner’s optimal implementations in Tables 3 and 4. Tables 3 and 4 also show a comparison between the optimal autotuned results and our basic “global memory only” that uses hard-coded loop bounds but does not prefetch to register. Out of the existing 2D convolution implementations that we will benchmark in Section 5, ArrayFire [6] is the fastest implementation (out of the implementations that provide the full 2x2 – 7x7 range). With this in mind, we also provide speedup numbers with respect to ArrayFire in Tables 3 and 4.

In our experiments, we define the bandwidth bound as the amount of time to transfer one 9216x9216 image from global memory to registers and back, not including the overlapping memory accesses that we use in convolution. In Tables 3 and 4, the “% of BW Bound” column is calculated as $\frac{convolutionTime}{bandwidthBoundTime}$. On Kepler, our convolution implementations with small filters can exceed the global memory bandwidth bound by using the texture cache. Notice that our results are within 2x of the global bandwidth bound for 2x2 and 3x3 filters on Fermi (Table 3), and within 2x of the global bandwidth bound for 2x2–5x5 filters on Kepler (Table 4). The GPU allocates a maximum of 63 registers per thread, and each input and output pixel uses one register in our prefetching implementations, so loop unrolling is quite limited for the 6x6 and 7x7 filter sizes. However, our prefetching and unrolling strategy could be extended to efficiently handle 7x7 and larger filters. Specifically, we would handle 7x7 and larger filters by having each thread load the pixels it needs in small blocks, alternating between loading input pixels and computing a convolved output pixel. In addition, NVIDIA’s new “Big Kepler” GK110 architecture allocates up to 255 registers per thread, so we anticipate that this architecture will be more amenable to unrolling with larger filter sizes.3

5. COMPARISON WITH RELATED WORK

Several libraries such as OpenCV [15], NVIDIA Performance Primitives [16], ArrayFire [6], PetaBricks [7], and CUVLiLib [17] provide hard-coded 2D convolution implementations for Fermi and Kepler. In Table 4, we compare them to our autotuned performance. We also include the results of ArrayFire [6] and CUVILib [17] running on our Linux system.

3 NVIDIA K20 (Kepler GK110) was released in late 2012. We were not able to obtain a K20 in time for press. The CUVILib GPU library [17] primarily supports Windows; we were unable to get CUVILib’s 2D convolution running on our Linux system.
a lot of flexibility to unroll loops despite the constrained register file size.

Table 3. Optimal Convolution Implementations – C2050 (Fermi GF100). Speedups with respect to our simple “global memory only” implementation and ArrayFire [6].

<table>
<thead>
<tr>
<th>Filter Size</th>
<th>Layout</th>
<th>Output Pixels Per Thread</th>
<th>Speedup vs. ArrayFire</th>
<th>Speedup vs. Global Only</th>
<th>% of BW Bound</th>
</tr>
</thead>
<tbody>
<tr>
<td>2x2</td>
<td>Global→Register</td>
<td>1</td>
<td>1.2x</td>
<td>1.1x</td>
<td>55%</td>
</tr>
<tr>
<td>3x3</td>
<td>Global→Register</td>
<td>4</td>
<td>2.0x</td>
<td>1.5x</td>
<td>53%</td>
</tr>
<tr>
<td>4x4</td>
<td>Global→Register</td>
<td>16</td>
<td>2.6x</td>
<td>1.6x</td>
<td>40%</td>
</tr>
<tr>
<td>5x5</td>
<td>Global→Register</td>
<td>9</td>
<td>3.1x</td>
<td>1.9x</td>
<td>33%</td>
</tr>
<tr>
<td>6x6</td>
<td>Global→Register</td>
<td>4</td>
<td>3.4x</td>
<td>2.1x</td>
<td>25%</td>
</tr>
<tr>
<td>7x7</td>
<td>Global→Register</td>
<td>1</td>
<td>1.8x</td>
<td>1.0x</td>
<td>9.4%</td>
</tr>
</tbody>
</table>

Table 4. Optimal Convolution Implementations – GTX680 (Kepler GK104). Speedups with respect to our simple “global memory only” implementation and ArrayFire [6].

<table>
<thead>
<tr>
<th>Filter Size</th>
<th>Layout</th>
<th>Output Pixels Per Thread</th>
<th>Speedup vs. ArrayFire</th>
<th>Speedup vs. Global Only</th>
<th>% of BW Bound</th>
</tr>
</thead>
<tbody>
<tr>
<td>2x2</td>
<td>Texcache→Register</td>
<td>4</td>
<td>1.7x</td>
<td>1.9x</td>
<td>107%</td>
</tr>
<tr>
<td>3x3</td>
<td>Texcache→Register</td>
<td>4</td>
<td>2.2x</td>
<td>3.9x</td>
<td>101%</td>
</tr>
<tr>
<td>4x4</td>
<td>Texcache→Register</td>
<td>9</td>
<td>2.4x</td>
<td>6.1x</td>
<td>87%</td>
</tr>
<tr>
<td>5x5</td>
<td>Texcache→Register</td>
<td>9</td>
<td>4.5x</td>
<td>8.8x</td>
<td>83%</td>
</tr>
<tr>
<td>6x6</td>
<td>Texcache→Register</td>
<td>4</td>
<td>3.5x</td>
<td>7.5x</td>
<td>49%</td>
</tr>
<tr>
<td>7x7</td>
<td>Texcache→Register</td>
<td>1</td>
<td>1.3x</td>
<td>2.9x</td>
<td>14%</td>
</tr>
</tbody>
</table>

Fig. 4. Comparison of our convolution performance with related work on C2050 (Fermi GF100).

Fig. 5. Comparison of our convolution performance with related work on GTX680 (Kepler GK104).

6. CONCLUSIONS

Convolution with small filter sizes is widely used in edge detection, and it underpins numerous algorithms for feature extraction. Toward accelerating all of these problems, we accelerate nonseparable 2D convolution on NVIDIA GPUs. Convolution is bandwidth bound on GPUs, so we focus on reducing the time spent performing memory accesses. We achieve the bandwidth bound for 2x2 and 3x3 filters on NVIDIA Kepler by performing more work per thread and prefetching to registers. For portable performance in future architectures, we have implemented an autotuner that explores the design space of 2D convolution with small filters.

Our approach in this paper has been to optimize memory communication using strategies that do not appear to be implemented in today’s domain-specific languages (DSLs) and libraries. We plan to incorporate this paper’s performance optimizations into productivity-oriented DSLs like Halide or PetaBricks. Further, our study of optimal register blocking and data movement for 2D convolution will inform the design of composable, in-register image processing pipelines with minimal memory communication.

ACKNOWLEDGEMENTS

The authors would like to thank James Demmel, Leonid Oliker, Pavan Yalamanchili, Yun-Ta Tsai, and Kari Pulli.
7. REFERENCES


