



Instruction Sets Want to be Free!

Andrew Waterman
SiFive, Inc.

andrew@sifive.com

ASPIRE End of Project Celebration
December 5, 2017





Instruction Set Architectures don't matter

Most of the performance and energy running software on a computer is due to:

- Algorithms
- Application code
- Compiler
- OS/Runtimes
- ISA (Instruction Set Architecture)
- Microarchitecture (core + memory hierarchy)
- Circuit design
- Physical design
- Fabrication process
- In a *system*, there's also displays, radios, DC/DC converters, sensors, actuators, ...



ISAs do matter

- Most important interface in computer system
- Large cost to port and tune all ISA-dependent parts of a modern software stack
- Large cost to recompile/port/QA all supposedly ISA-independent parts of stack
- If using proprietary closed-source, don't have code
- Lost your own source code
- Most of the cost of developing a new chip is developing software for it

So...

If choice of ISA doesn't have much impact on system energy/performance, and it costs a lot to use different ones

Why isn't there a free, open standard ISA that everyone can use for everything?

Universal ISA Requirements

- Works well with existing software stacks, languages
- Is native hardware ISA, not virtual machine/ANDF
- Suits all sizes of processor, from smallest microcontroller to largest supercomputer
- Suits all implementation technologies, FPGA, ASIC, full-custom, future device technologies...
- Efficient for all microarchitecture styles: in-order, decoupled, out-of-order; sequential, superscalar
- Supports extensive specialization to act as base for customized accelerators
- Stable: not changing, not disappearing



RISC-V Origin Story

- In 2010, after many years and many projects using MIPS, SPARC, and x86 as basis of research, time to look at ISA for next set of projects
- Obvious choices: x86 and ARM
- x86 impossible – too complex, IP issues
- ARM mostly impossible – no 64-bit, complex, IP issues

RISC-V Origin Story

just use Alpha?

Inbox



Andrew Waterman

May 14, 2010 ...

to Krste, Yunsup

I was thinking more about our choice of ISA going forward, since that's what people do after 3AM around here, and to that end I looked over an Alpha reference manual again.

ts using
time to

ex, IP

RISC-V Origin Story

just use Alpha?



Andrew V
to Krste, Y

I was thinking
of ISA going for
what people do
here, and to the
an Alpha refer



Krste Asanovic

May 17, 2010 ...

to Andrew, Krste, Yunsup

Trap barriers for correct FP.

No compressed (16-bit) instruction
format.

No current or future mind share
(MIPS is standard educational ISA,
and
is still commercially produced).

Oh, and R31 is the zero register.



RISC-V Origin Story

- In 2010, after many years and many projects using MIPS, SPARC, and x86 as basis of research, time to look at ISA for next set of projects
- Obvious choices: x86 and ARM
- x86 impossible – too complex, IP issues
- ARM mostly impossible – no 64-bit, complex, IP issues
- So we started “3-month project” in summer 2010 to develop our own clean-slate ISA
 - Andrew Waterman, Yunsup Lee, Dave Patterson, Krste Asanovic principal designers
- Four years later, we released frozen base user spec
 - But also many tapeouts and several research publications along the way

Why are outsiders complaining about changes to RISC-V in Berkeley classes?



What's Different about RISC-V?

- *Simple*
 - Far smaller than other commercial ISAs
- *Clean-slate design*
 - Clear separation between user and privileged ISA
 - Avoids μ architecture or technology-dependent features
- A *modular* ISA
 - Small standard base ISA
 - Multiple standard extensions
- Designed for *extensibility/specialization*
 - Variable-length instruction encoding
 - Vast opcode space available for instruction-set extensions
- *Stable*
 - Base and standard extensions are frozen
 - Additions via optional extensions, not new versions



RISC-V Base Plus Standard Extensions

- Four base integer ISAs
 - RV32E, RV32I, RV64I, RV128I
 - RV32E is 16-register subset of RV32I
 - Only <50 hardware instructions needed for base
- Standard extensions
 - M: Integer multiply/divide
 - A: Atomic memory operations (AMOs + LR/SC)
 - F: Single-precision floating-point
 - D: Double-precision floating-point
 - G = IMAFD, “General-purpose” ISA
 - Q: Quad-precision floating-point
- All the above are a fairly standard RISC encoding in a fixed 32-bit instruction format
- Above user-level ISA components frozen in 2014
 - Supported forever after



RV32I / RV64I / RV128I + M, A, F, D, Q, C

RISC-V “Green Card”



RISC-V Reference Card


Base Integer Instructions (32 64 128)				RV Privileged Instructions (32 64 128)				3 Optional FP Extensions: RV32{F D Q}				Optional Compressed Instructions: RVC				
Category	Name	Fmt	RV{32 64 128} Base	Category	Name	Fmt	RV mnemonic	Category	Name	Fmt	RV{F D Q} (HP/SP,DP,QP)	Category	Name	Fmt	RVC	
Loads	Load Byte	I	LB rd,rs1,imm	CSR Access	Atomic R/W	R	CSR{RW} rd,csr,rs1	Load	Load	I	FL{W,D,Q} rd,rs1,imm	Loads	Load Word	CI	C.LW rd',rs1',imm	
	Load Halfword	I	LH rd,rs1,imm		Atomic Read & Set Bit	R	CSR{RS} rd,csr,rs1		Store	S	FS{W,D,Q} rs1,rs2,imm		Load Word SP	CI	C.LWSP rd,imm	
	Load Word	I	LD{W D Q} rd,rs1,imm		Atomic Read & Clear Bit	R	CSR{RC} rd,csr,rs1		Arithmetic	ADD	R	FADD.{S D Q} rd,rs1,rs2	Load Double	CI	C.LD rd',rs1',imm	
	Load Byte Unsigned	I	LBU rd,rs1,imm		Atomic R/W Immn	R	CSR{RWI} rd,csr,imm		SUBtract	R	FSUB.{S D Q} rd,rs1,rs2	Load Double SP	CI	C.LWSP rd,imm		
	Load Half Unsigned	I	LHU{W D U} rd,rs1,imm		Atomic Read & Set Bit Immn	R	CSR{RSI} rd,csr,imm		MULTIply	R	FMUL.{S D Q} rd,rs1,rs2	Load Quad	CI	C.LQ rd',rs1',imm		
Stores	Store Byte	S	SB rs1,rs2,imm	Atomic Read & Clear Bit Immn	R	CSR{RCI} rd,csr,imm	DIVide		R	FDIV.{S D Q} rd,rs1,rs2	Load Quad SP	CI	C.LQSP rd,imm			
	Store Halfword	S	SH rs1,rs2,imm	Change Level	Env. Call	R	ECALL	Mul-Add	SQare Root	R	FSQRT.{S D Q} rd,rs1	Load Byte Unsigned	CI	C.LBU rd',rs1',imm		
	Store Word	S	SW{W D Q} rs1,rs2,imm		Environment Breakpoint	R	EBREAK		FMul-ADD	R	FMAADD.{S D Q} rd,rs1,rs2,rs3	Float Load Word	CI	C.FLW rd',rs1',imm		
Shifts	Shift Left	R	SLL{W D} rd,rs1,rs2	Environment Return	Environment Return	R	ERET	Multiply-SUBtract	FMul-SUB	R	FMSUB.{S D Q} rd,rs1,rs2,rs3	Float Load Double	Float Load Double	CI	C.FLD rd',rs1',imm	
	Shift Left Immediate	I	SLLI{W D} rd,rs1,shamt		Trap Redirect to Supervisor	R	MRTS		Negative Multiply-SUBtract	R	FMNSUB.{S D Q} rd,rs1,rs2,rs3		Float Load Word SP	CI	C.FLWSP rd,imm	
	Shift Right	R	SRL{W D} rd,rs1,rs2		Redirect Trap to Hypervisor	R	MRT{H} rd,rs1,rs2		Negative Multiply-ADD	R	FMNADD.{S D Q} rd,rs1,rs2,rs3		Float Store Double SP	CI	C.FLDSP rd,imm	
	Shift Right Immediate	I	SRLI{W D} rd,rs1,shamt	Hypervisor Trap to Supervisor	Hypervisor Trap to Supervisor	R	MRTS	Sign Inject	SIGN source	R	FSGNJ.{S D Q} rd,rs1,rs2		Store Word	CS	C.SW rs1',rs2',imm	
	Shift Right Arithmetic	R	SRA{W D} rd,rs1,rs2		Interrupt Wait for Interrupt	R	WFI		Negative SIGN source	R	FSGNJN.{S D Q} rd,rs1,rs2		Store Word SP	CS	C.SWSP rs2,imm	
	Shift Right Arith Immn	I	SRAI{W D} rd,rs1,shamt		MMU Supervisor FENCE	R	SFENCE.VM rs1		Xor SIGN source	R	FSGNJX.{S D Q} rd,rs1,rs2		Store Double	CS	C.SD rs1',rs2',imm	
Arithmetic	ADD	R	ADD{W D} rd,rs1,rs2	Optional Multiply-Divide Extension: RV32M				Min/Max	MINimum	R	FMIN.{S D Q} rd,rs1,rs2	Stores	Store Double	CS	C.SDSP rs2,imm	
	ADD Immediate	I	ADDI{W D} rd,rs1,imm	Category	Name	Fmt	RV32M (Mult-Div)		MAXimum	R	FMAX.{S D Q} rd,rs1,rs2		Store Quad	CS	C.SQ rs1',rs2',imm	
	SUBtract	R	SUB{W D} rd,rs1,rs2						Compare Compare Float	R	FEQ.{S D Q} rd,rs1,rs2		Store Quad SP	CS	C.SQSP rs2,imm	
	Load Upper Immn	U	LUI rd,imm						Compare Float <	R	FLT.{S D Q} rd,rs1,rs2		Float Store Word	CS	C.FSW rd',rs1',imm	
	Add Upper Immn to PC	U	AUIPC rd,imm						Compare Float <=	R	FLE.{S D Q} rd,rs1,rs2		Float Store Double	CS	C.FSD rd',rs1',imm	
Logical	XOR	R	XOR rd,rs1,rs2	MULTIply upper Half	R	MULH rd,rs1,rs2	Categorize	Classify Type	R	FCLASS.{S D Q} rd,rs1	Float Store Word SP	Float Store Word SP	CS	C.FSWSP rd,imm		
	XOR Immediate	I	XORI rd,rs1,imm	MULTIply Half Sign/Uns	R	MULHSU rd,rs1,rs2		Move from Integer	R	FMV.S.X rd,rs1		Float Store Double SP	CS	C.FSDSP rd,imm		
	OR	R	OR rd,rs1,rs2	MULTIply upper Half Uns	R	MULHU rd,rs1,rs2		Move to Integer	R	FMV.X.S rd,rs1	Arithmetic	ADD	CR	C.ADD rd,rs1		
	OR Immediate	I	ORI rd,rs1,imm	Divide	R	DIV{W D} rd,rs1,rs2		Convert from Int	R	FCVT.{S D Q}.W rd,rs1		ADD Word	CR	C.ADDW rd',rs2'		
	AND	R	AND rd,rs1,rs2	DIVide Unsigned	R	DIVU rd,rs1,rs2		Convert from Int Unsigned	R	FCVT.{S D Q}.WU rd,rs1		ADD Immediate	CI	C.ADDI rd,imm		
Compare	AND Immediate	I	ANDI rd,rs1,imm	REMAinder Unsigned	R	REMU{W D} rd,rs1,rs2	Convert to Int	R	FCVT.W.{S D Q} rd,rs1	ADD Word Immn	CI	C.ADDIW rd,imm				
	Set <	R	SLT rd,rs1,rs2	Optional Atomic Instruction Extension: RVA				Convert to Int Unsigned	R	FCVT.WU.{S D Q} rd,rs1	ADD SP Immn * 16	CI	C.ADDI16SP x0,imm			
	Set < Immediate	I	SLTI rd,rs1,imm	Category	Name	Fmt	RV{32 64 128}A (Atomic)		Configuration Read Stat	R	FRCSR rd	ADD SP Immn * 4	CIW	C.ADDI4SPN rd',imm		
	Set < Unsigned	R	SLTU rd,rs1,rs2	Load	Load Reserved	R	LR.{W D Q} rd,rs1	Read Rounding Mode	R	FRRM rd	Load Immediate	CI	C.LI rd,imm			
	Set < Immn Unsigned	I	SLTIU rd,rs1,imm	Store Store Conditional	R	SC.{W D Q} rd,rs1,rs2	Read Flags	R	FRFLAGS rd	Load Upper Immn	CI	C.LUI rd,imm				
Branches	Branch =	SB	BEO rs1,rs2,imm	Swap	SWAP	R	AMOSWAP.{W D Q} rd,rs1,rs2	Logical	Swap Status Reg	R	FSCSR rd,rs1	Move	MoVe	CR	C.MV rd,rs1	
	Branch #	SB	BNE rs1,rs2,imm	Add	ADD	R	AMOADD.{W D Q} rd,rs1,rs2		Swap Rounding Mode	R	FSRM rd,rs1		SUB	CR	C.SUB rd',rs2'	
	Branch <	SB	BLT rs1,rs2,imm	Logical	XOR	R	AMOXOR.{W D Q} rd,rs1,rs2		Swap Flags	R	FSFLAGS rd,rs1		SUB Word	CR	C.SUBW rd',rs2'	
	Branch >	SB	BGE rs1,rs2,imm	AND	R	AMOAND.{W D Q} rd,rs1,rs2	Swap Rounding Mode Immn		I	FSRMI rd,imm	3 Optional FP Extensions: RV{64 128}{F D Q}	Shifts	Shift Left Immn	CI	C.SLLI rd,imm	
	Branch < Unsigned	SB	BLTU rs1,rs2,imm	OR	R	AMoor.{W D Q} rd,rs1,rs2	Swap Flags Immn	I	FSFLAGST rd,imm	Branches			Branch=0	CB	C.BEQZ rs1',imm	
Branch > Unsigned	SB	BGEU rs1,rs2,imm	MINimum	R	AMOMIN.{W D Q} rd,rs1,rs2	Convert	Convert from Int	R	FCVT.{S D Q}.L rd,rs1			Branch!=0	CB	C.BNEZ rs1',imm		
Jump & Link	Jump & Link Register	I	JALR rd,rs1,imm	MAXimum	R	AMOMAX.{W D Q} rd,rs1,rs2	Convert from Int Unsigned	R	FCVT.L{T U}. rd,rs1	Jump		CI	C.J imm			
	Jump & Link Register	I	JALR rd,rs1,imm	MINimum Unsigned	R	AMOMINU.{W D Q} rd,rs1,rs2	Convert to Int	R	FCVT.L{T U}. rd,rs1	Jump Register		CR	C.JR rd,rs1			
	Synch thread	I	FENCE	MAXimum Unsigned	R	AMOMAXU.{W D Q} rd,rs1,rs2	Convert to Int Unsigned	R	FCVT.L{T U}. rd,rs1	Jump & Link		J&L	CI	C.JAL imm		
	Synch Instr & Data	I	FENCE.I	16-bit (RVC) and 32-bit Instruction Formats				32-bit (RV32I) and 64-bit (RV64I) Instruction Formats				System	Jump & Link Register	CR	C.JALR rs1	
	System CALL	I	SCALL	16-bit (RVC) and 32-bit Instruction Formats				32-bit (RV32I) and 64-bit (RV64I) Instruction Formats					System	Env. BREAK	CI	C.EBREAK
System BREAK	I	SBREAK	16-bit (RVC) and 32-bit Instruction Formats				32-bit (RV32I) and 64-bit (RV64I) Instruction Formats				64-bit (RV64F) and 128-bit (RV128F) Instruction Formats					
Counters	Read CYCLE	I	RDICYCLE rd	16-bit (RVC) and 32-bit Instruction Formats				32-bit (RV32I) and 64-bit (RV64I) Instruction Formats				64-bit (RV64F) and 128-bit (RV128F) Instruction Formats				
	Read CYCLE upper Half	I	RDICYCLEH rd	16-bit (RVC) and 32-bit Instruction Formats				32-bit (RV32I) and 64-bit (RV64I) Instruction Formats				64-bit (RV64F) and 128-bit (RV128F) Instruction Formats				
	Read TIME	I	RDITIME rd	16-bit (RVC) and 32-bit Instruction Formats				32-bit (RV32I) and 64-bit (RV64I) Instruction Formats				64-bit (RV64F) and 128-bit (RV128F) Instruction Formats				
	Read TIME upper Half	I	RDITIMEH rd	16-bit (RVC) and 32-bit Instruction Formats				32-bit (RV32I) and 64-bit (RV64I) Instruction Formats				64-bit (RV64F) and 128-bit (RV128F) Instruction Formats				
	Read INSTR RETired	I	RDINSTRET rd	16-bit (RVC) and 32-bit Instruction Formats				32-bit (RV32I) and 64-bit (RV64I) Instruction Formats				64-bit (RV64F) and 128-bit (RV128F) Instruction Formats				
Read INSTR upper Half	I	RDINSTRETH rd	16-bit (RVC) and 32-bit Instruction Formats				32-bit (RV32I) and 64-bit (RV64I) Instruction Formats				64-bit (RV64F) and 128-bit (RV128F) Instruction Formats					
CI				16-bit (RVC) and 32-bit Instruction Formats				32-bit (RV32I) and 64-bit (RV64I) Instruction Formats				64-bit (RV64F) and 128-bit (RV128F) Instruction Formats				
CSS				16-bit (RVC) and 32-bit Instruction Formats				32-bit (RV32I) and 64-bit (RV64I) Instruction Formats				64-bit (RV64F) and 128-bit (RV128F) Instruction Formats				
CIW				16-bit (RVC) and 32-bit Instruction Formats				32-bit (RV32I) and 64-bit (RV64I) Instruction Formats				64-bit (RV64F) and 128-bit (RV128F) Instruction Formats				
CL				16-bit (RVC) and 32-bit Instruction Formats				32-bit (RV32I) and 64-bit (RV64I) Instruction Formats				64-bit (RV64F) and 128-bit (RV128F) Instruction Formats				
CS				16-bit (RVC) and 32-bit Instruction Formats				32-bit (RV32I) and 64-bit (RV64I) Instruction Formats				64-bit (RV64F) and 128-bit (RV128F) Instruction Formats				
CB				16-bit (RVC) and 32-bit Instruction Formats				32-bit (RV32I) and 64-bit (RV64I) Instruction Formats				64-bit (RV64F) and 128-bit (RV128F) Instruction Formats				
CJ				16-bit (RVC) and 32-bit Instruction Formats				32-bit (RV32I) and 64-bit (RV64I) Instruction Formats				64-bit (RV64F) and 128-bit (RV128F) Instruction Formats				

31302524212019151412118760

func7rs2rs1func3rdopcodesfunc3rdopcodesimm[11:5]rs2rs1func3imm[4:0]opcodesimm[2]imm[10:5]rs2rs1func3imm[4:1]imm[1]rdopcodesimm[20]imm[10:1]imm[11]imm[19:12]rdopcodes

12

RISC-V Standard Base ISA Details



- 32-bit fixed-width, naturally aligned instructions
- 31 integer registers x1-x31, plus x0 zero register
- **rd/rs1/rs2** in fixed location, no implicit registers
- Immediate field (instr[31]) always sign-extended
- Floating-point adds f0-f31 registers plus FP CSR, also fused mul-add four-register format
- Designed to support PIC and dynamic linking

Variable-Length Encoding

xxxxxxxxxxxxxxxxxxaa			16-bit ($aa \neq 11$)
xxxxxxxxxxxxxxxxxx	xxxxxxxxxxxxxxxxxx	bb11	32-bit ($bbb \neq 111$)
...xxxx	xxxxxxxxxxxxxxxxxx	xxxxxxxxxx011111	48-bit
...xxxx	xxxxxxxxxxxxxxxxxx	xxxxxxxxxx011111	64-bit
...xxxx	xxxxxxxxxxxxxxxxxx	xnnnxxxxxx111111	$(80+16*nnn)$ -bit, $nnn \neq 111$
...xxxx	xxxxxxxxxxxxxxxxxx	x111xxxxxx111111	Reserved for ≥ 192 -bits

Byte Address: base+4 base+2 base

- Extensions can use any multiple of 16 bits as instruction length
- Branches/Jumps target 16-bit boundaries even in fixed 32-bit base
 - Consumes 1 extra bit of jump/branch address

“C”: Compressed Instruction Extension


- Compressed code important for:
 - low-end embedded to save static code space
 - high-end commercial workloads to reduce cache footprint
- C extension adds 16-bit compressed instructions
 - 2-operand instructions only
 - Most instructions can only access 8 registers
- 1 compressed instruction expands to 1 base instruction
 - Assembly lang. programmer & compiler oblivious
- All original 32-bit instructions retain encoding but now can be 16-bit aligned
- 50%-60% instructions compress \Rightarrow 25%-30% smaller






SPECint2006 compressed code size with save/restore optimization (relative to “standard” RVC)

32-bit Address



64-bit Address



- RISC-V now smallest ISA for 32- and 64-bit addresses

RISC-V Privileged Architecture

Application
ABI
AEE

Application	Application
ABI	ABI
OS	
SBI	
SEE	

Application	Application	Application	Application
ABI	ABI	ABI	ABI
OS		OS	
SBI		SBI	
Hypervisor			
HBI			
HEE			

- Modular design supports many classes of system
 - Simple embedded systems with no protection
 - Embedded systems with protection
 - Unix-class systems with page-based virtual memory
 - Hypervised Unix systems with two-level paging



RISC-V Foundation

- Mission statement
 - “to standardize, protect, and promote the free and open RISC-V instruction set architecture and its hardware and software ecosystem for use in all computing devices.”
- Established as a 501(c)(6) non-profit corporation on August 3, 2015
- Now >100 members
- 10s of companies participating in standards definition



RISC-V Foundation: 100+ Members



Summary: Why RISC-V?

- Free and open architecture, no proprietary lock-in
- Much simpler ISA than others
- Readily and freely extensible
- Usable as base ISA for every core on SoC
- RISC-V project goal: *become the industry-standard ISA for all computing devices*
- Thank you for sponsoring this research!

Questions?