



Chisel 2.0.0 to Chisel 3.0.0

Because everybody loves a trilogy

Presentation by Adam Izraelevitz

A long time ago, in a laboratory (not) far,
far away....


Generators: Type-Safe Meta-Programming for RTL



Design Reuse



Type-Safety



Powerful Language Features

Hired Jonathan Bachrach

Chisel: Constructing Hardware in a Scala Embedded Language

Jonathan Bachrach, Huy Vo, Brian Richards, Yunsup Lee,
Andrew Waterman, Rimas Avizienis, John Wawrzyniak, Krste Asanović
EECS Department, UC Berkeley *
{jrb|huytvo|richard|yunsup|waterman|rimas|johnw|krste}@eecs.berkeley.edu

ABSTRACT

In this paper we introduce *Chisel*, a new hardware construction language that supports advanced hardware design using highly parameterized generators and layered domain-specific hardware languages. By embedding Chisel in the Scala programming language, we raise the level of hardware design abstraction by providing concepts including object orientation, functional programming, parameterized types, and type inference. Chisel can generate a high-speed C++-based cycle-accurate software simulator, or low-level Verilog designed to map to either FPGAs or to a standard ASIC flow for synthesis. This paper presents Chisel, its embedding in Scala, hardware examples, and results for C++ simulation, Verilog emulation and ASIC synthesis.

Categories and Subject Descriptors

B.6.3 [Logic Design]: [Design Aids – automatic synthesis, hardware description languages]

General Terms

Design, Languages, Performance

Keywords

CAD

1. INTRODUCTION

The dominant traditional hardware-description languages (HDLs), Verilog and VHDL, were originally developed as hardware simulation languages, and were only later adopted as a basis for hardware synthesis. Because the semantics of these languages are based around simulation, synthesizable

designs must be inferred from a subset of the language, complicating tool development and designer education. These languages also lack the powerful abstraction facilities that are common in modern software languages, which leads to low designer productivity by making it difficult to reuse components. Constructing efficient hardware designs requires extensive design-space exploration of alternative system microarchitectures [9] but these traditional HDLs have limited module generation facilities and are ill-suited to producing and composing the highly parameterized module generators required to support thorough design-space exploration. Recent extensions such as SystemVerilog improve the type system and parameterized generate facilities but still lack many powerful programming language features.

To work around these limitations, one common approach is to use another language as a macro processing language for an underlying HDL. For example, Genesis2 uses Perl to provide more flexible parameterization and elaboration of hardware blocks written in SystemVerilog [9]. The language called Verichemung [6] provides a Scheme syntax for specifying modules in a similar format to Verilog. JHDL [1] equates Java classes with modules. HML [7] uses standard ML functions to wire together a circuit. These approaches allow familiar and powerful languages to be macro languages for hardware netlists, but effectively require leaf components of the design to be described in the underlying HDL. This combined approach is cumbersome, combining the poor abstraction facilities of the underlying HDL with a completely different high-level programming model that does not understand hardware types and semantics.

An alternative approach is to begin from a domain-specific application programming language from which a hardware block is generated. Esterel [2] uses event-based statements to program hardware for reactive systems. DIL [4] is an intermediate language targeted at stream processing and hardware virtualization. Bluespec [3] supports a general concurrent computation model, based on guarded atomic actions. While these can provide great designer productivity when the task in hand matches the pattern encoded in the application programming model, they are a poor match for tasks outside their domain. For example, the design of a programmable microprocessor is not well described in a stream programming model, and guarded atomic actions are not a natural way to express a high-level DSP algorithm. Furthermore, in general it is difficult to derive an efficient microarchitecture from a higher-level computation model, especially if the goal is a programmable engine to run many applications, where the human designer would prefer to write a






*Research supported by DoE Award DE-SC0003624, and by Microsoft (Award #024263) and Intel (Award #024894) funding and by matching funding by U.C. Discovery (Award #10007-10227).


Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee.

DAC 2012, June 3-7, 2012, San Francisco, California, USA.
Copyright 2012 ACM 978-1-4503-1199-0/12/06...\$10.00.

At the end of ParLab, we solved hardware design



ParLab Chip Highlight Reel







And so, the **problem** of **hardware design** was
forever solved.

Just kidding.

Solving Hardware Design \neq Solving The Hardware Design Loop



* from "How to Draw Chip and Dale booklet". (Walt Disney, 1955)

What had to change?



Hardware Design Ecosystem




Stable and User-Friendly API



External Collaborations

Platform-Specific or Application-Specific RTL Changes



What were we doing?



Manually change RTL?

Obfuscates/specializes RTL

Use CAD tool scripts?

Many unsupported use cases

Python script to edit RTL


Not reusable/robust/composable




* from <http://www.zoom-comics.com/wp-content/uploads/sites/36/2011/01/calvin-and-hobbes-faces.jpg>, accessed 10/23/17


* from https://useravatar.services.amuniversal.com/user_avatars/avatars_gocomicsver3/3001000/3001618/IMG_7625.GIF, accessed 10/23/17

Realization: We need a software stack, but for hardware




Second-System-Syndrome: But... do we *really* need all that?





For impact, we need an ecosystem



Developing, Porting, Code Reviews, Testing, and so forth

Spring 2015	Designed FIRRTL Compiler
Summer 2015	Designed Chisel 3 Frontend
Fall 2015	Ported RocketChip
Winter 2015	Ported Chisel Testers
Spring 2016	Added Fixed-Point Type
Summer 2016	Added Analog Type
Fall 2016	Added withClock
Winter 2016	Released Chisel 3.0.0
Spring 2017	Released FIRRTL 1.0.0



Chisel 3.0.0 and FIRRTL 1.0.0 have been released!

- **Projects**

- FireSim - Datacenter Emulation on FPGAs
- Strober - Fast+Accurate Power Sims. for Long Programs
- Hurricane 2 - Multi-Core DVFS (Sub-Core)

- **Transformations**

- Quick (and Semi-Accurate) Timing and Area Estimation
- Automatic Combinational Cycle Removal
- Snapshotting and Hardware Assertions for FPGAs

- **New Features**

- Hardware Types vs Hardware Components
- New types (e.g. Complex, DspReal, Fixed-Point, Analog)
- Chisel Library support (annotations)
- Invalidate API for safer connections

Chisel 3

<https://github.com/freechipsproject/chisel3/releases/tag/v3.0.0>

Latest release

v3.0.0

78bfa07

v3.0.0

ucbjrl released this 9 days ago

FIRRTL

<https://github.com/freechipsproject/firrtl/releases/tag/v1.0.0>

Latest release


v1.0.0

d4df890

v1.0.0

ucbjrl tagged this 11 days ago

Intel: Fast and Semi-Accurate FIRRTL Timer



Chisel Source

```

134  va.io.in1 <= TypeRepacker(DecoupledStage(accin1.io.acc_out), to = va.io.in1.bits)
135  va.io.in2 <= TypeRepacker(DecoupledStage(accin2.io.acc_out), to = va.io.in2.bits)
136
137  accout.io.acc_data_in <= TypeRepacker(DelayModel(DecoupledStage(va.io.out), 2), to = accout.io.acc_data_in.bits)
138  //accout.io.acc_data_in <= TypeRepacker(DecoupledStage(va.io.out), to = accout.io.acc_data_in.bits)
139
140
141  accin1.io.acc_in <= io.acc_rd_req1
142  accin2.io.acc_in <= io.acc_rd_req2
143  accout.io.acc_req_in <= io.acc_wr_req
144
145  }
146
147  class VecAddMulDP[T <: UInt](gen : T, vecLen : Int)(implicit params : AccParams) extends SDFactor(2,1) {
148    override lazy val io = IO(new ActorIO {
149      val in1 = In(Vec(vecLen, gen), 1)
150      val in2 = In(Vec(vecLen, gen), 1)
151      val out = Out(Vec(vecLen, gen), 1)
152    })
153
154    override def func = {
155      val add = Vec.tabulate(vecLen) {i => io.in1.bits(i) + io.in2.bits(i)}
156      val mul1 = Vec.tabulate(vecLen) {i => io.in1.bits(i) * add(i)}
157      val mul2 = Vec.tabulate(vecLen) {i => io.in2.bits(i) * add(i)}
158      val add2 = Vec.tabulate(vecLen) {i => mul1(i) + mul2(i)}
159      val mul3 = Vec.tabulate(vecLen) {i => mul1(i) * add2(i)}
160      val mul4 = Vec.tabulate(vecLen) {i => mul2(i) * add2(i)}
161      val add3 = Vec.tabulate(vecLen) {i => mul3(i) + mul4(i)}
162      io.out.bits := add3
163    }
164  }
165
166  class VecAddMulDPStages[T <: UInt](gen : T, vecLen : Int)(implicit params : AccParams) extends Module {
167
168    val io = IO(new ActorIO {
169      val in0 = In(UInt((gen.getWidth*vecLen).W), 1)

```

Start Points

Slack Source

```

-38 DecoupledStage$out_bits_0#ps
-38 DecoupledStage$out_bits_1#ps
-38 DecoupledStage$out_bits_2#ps
-38 DecoupledStage$out_bits_3#ps
-38 DecoupledStage$out_bits_4#ps
-38 DecoupledStage$out_bits_5#ps

```

End Points

Slack Sink

```

-38 DecoupledPipe$DecoupledStage$out_bits_0#ns
-38 DecoupledPipe$DecoupledStage$out_bits_1#ns
-38 DecoupledPipe$DecoupledStage$out_bits_2#ns
-38 DecoupledPipe$DecoupledStage$out_bits_3#ns
-38 DecoupledPipe$DecoupledStage$out_bits_4#ns
-38 DecoupledPipe$DecoupledStage$out_bits_5#ns

```

Op

Incr Required Net

Op	Incr	Required Net
connect	0	38 DecoupledStage\$out_bits_0#ps
connect	0	38 DecoupledStage\$io_out_bits_0
add, ((16,16))	5	38 va\$io_in1_bits_0
tail, ((17))	0	33 va\$_T_254
connect	0	33 va\$_T_255
mul, ((16,16))	8	33 va\$_T_272_0
connect	0	25 va\$_T_304
add, ((32,32))	6	25 va\$_T_314_0
tail, ((33))	0	19 va\$_T_325
connect	0	19 va\$_T_326
mul, ((32,32))	10	19 va\$_T_343_0
connect	0	9 va\$_T_354
add, ((64,64))	7	9 va\$_T_364_0
tail, ((65))	0	2 va\$_T_396
connect	0	2 va\$_T_397
mux, ((1), (64))	1	2 va\$_T_414_0

What had to change?



A Chisel Compiler



Stable and User-Friendly API



External Collaborations

Emphasis on Clarity

Chisel 2.0.0

```
Reg(UInt(3))
```

1. Register of type UInt, width of 3
2. Register whose next cycle's value is 3
3. Register whose initial value is 3
4. Register no initial value and width of 2

Chisel 3.0.0

```
Reg(UInt(3.W))  
RegNext(3.U)  
RegInit(3.U)  
Reg(chiselTypeOf(3.U))
```

1. Register of type UInt, width of 3
2. Register whose next cycle's value is 3
3. Register whose initial value is 3
4. Register no initial value and width of 2

Less Error-Prone API's

Chisel
2.0.0

```
def func[T<:Chisel.Data](other: T) = {  
  io.out := Reg(null.asInstanceOf[T], next = other, null.asInstanceOf[T])  
}
```

```
[info] [0.000] Elaborating design...  
[info] [0.022] Done elaborating.
```

Chisel
3.0.0

```
def func[T<:Chisel.Data](other: T) = {  
  io.out := RegNext(other)  
}
```

```
[info] [0.000] Elaborating design...  
[info] [0.022] Done elaborating.
```

Lightweight Support for Multi-Clock/Reset

```
withReset(io.alternateReset) {  
    val altRst = RegInit(0.U(10.W))  
    ...  
}
```




Everything in this scope with have
io.alternateReset as the reset

```
withClock(io.alternateClock) {  
    val altClk = RegInit(0.U(10.W))  
    ...  
}
```



Everything in this scope with have
io.alternateClock as the clock

Exciting Future Work: The Unified Chisel Tester



The following image is a
DRAMATIZATION of real experiences



(Current Chisel Testing Environment)

- **Fragmented Landscape**
 - BasicTester (Hardware Testing Hardware)
 - PeekPokeTester (Interactive and Slow)
 - AdvancedTester (Limited Concurrency)
- **Unified Chisel Tester**
 - Lightweight, powerful, fast
 - Multiple circuit drivers, multithreaded
 - Integration with Verilator, VCS, Interpreter
- If you have thoughts - send them our way!

What had to change?



A Chisel Compiler



Stable and User-Friendly API



External Collaborations

Documentation, Documentation, Documentation

Home

Jim Lawson edited this page 23 days ago · 30 revisions

[Edit](#)[New Page](#)

Welcome to the Chisel 3 wiki!

► Pages **67**

If you are completely new to Chisel, check out [A Short Users Guide to Chisel](#).

Chisel is constantly being improved. See the latest [Release Notes](#).

For migrating from Chisel 2 to Chisel 3, check out [Chisel3 vs Chisel2](#).

The ScalaDoc for Chisel3 is available at the [API tab on the Chisel web site](#).

For useful design patterns, see the [Cookbook](#).

For cool new features on the leading and bleeding edge, see [Experimental Features](#).

If you're developing a Chisel library, see [Developers](#).

Other interesting pages:

- [Frequently Asked Questions](#)

- [Home](#)
- [Cookbook](#)
- [Frequently Asked Questions](#)
- [Troubleshooting](#)
- [Printing in Chisel](#)
- [A Short Users Guide to Chisel](#)
 - i. [Introduction](#)
 - ii. [Hardware Expressible in Chisel](#)
 - iii. [Datatypes in Chisel](#)
 - iv. [Combinational Circuits](#)
 - v. [Builtin Operators](#)
 - vi. [Functional Abstraction](#)
 - vii. [Bundles and Vecs](#)
 - viii. [Ports](#)

Module 2.1: A Simple Chisel Module

Like Verilog, we can declare module definitions in Chisel. The following example is a Chisel module, `flip`, that has one input, `in`, and one output, `out`, and inside it conditionally connects `in` and `out`, so `in` drives `out`.

```

61a | }
62 | // Chisel code: declare a new module definition
63 | class Tiny extends Module {
64 |     val io = IO(new Bundle {
65 |         val in = Input(UInt(4.W))
66 |         val out = Output(UInt(4.W))
67 |     })
68 |     io.out := io.in
69 | }
70 | println(s"out=${io.out.toHex}, new Time=${t}")

```

There's a lot more! The following explains how to think of each line in terms of the hardware we are describing:

See [Lesson 17: Long - short-termism](#) - Monday, June 11


These documents are now available online at <http://www.legis.mn.gov>


1992, 1993, 1994, 1995, 1996, 1997, 1998, 1999, 2000, 2001, 2002, 2003, 2004, 2005, 2006, 2007, 2008, 2009, 2010, 2011, 2012, 2013, 2014, 2015, 2016, 2017, 2018, 2019, 2020, 2021, 2022, 2023, 2024, 2025, 2026, 2027, 2028, 2029, 2030, 2031, 2032, 2033, 2034, 2035, 2036, 2037, 2038, 2039, 2040, 2041, 2042, 2043, 2044, 2045, 2046, 2047, 2048, 2049, 2050, 2051, 2052, 2053, 2054, 2055, 2056, 2057, 2058, 2059, 2060, 2061, 2062, 2063, 2064, 2065, 2066, 2067, 2068, 2069, 2070, 2071, 2072, 2073, 2074, 2075, 2076, 2077, 2078, 2079, 2080, 2081, 2082, 2083, 2084, 2085, 2086, 2087, 2088, 2089, 2090, 2091, 2092, 2093, 2094, 2095, 2096, 2097, 2098, 2099, 2100, 2101, 2102, 2103, 2104, 2105, 2106, 2107, 2108, 2109, 2110, 2111, 2112, 2113, 2114, 2115, 2116, 2117, 2118, 2119, 2120, 2121, 2122, 2123, 2124, 2125, 2126, 2127, 2128, 2129, 2130, 2131, 2132, 2133, 2134, 2135, 2136, 2137, 2138, 2139, 2140, 2141, 2142, 2143, 2144, 2145, 2146, 2147, 2148, 2149, 2150, 2151, 2152, 2153, 2154, 2155, 2156, 2157, 2158, 2159, 2160, 2161, 2162, 2163, 2164, 2165, 2166, 2167, 2168, 2169, 2170, 2171, 2172, 2173, 2174, 2175, 2176, 2177, 2178, 2179, 2180, 2181, 2182, 2183, 2184, 2185, 2186, 2187, 2188, 2189, 2190, 2191, 2192, 2193, 2194, 2195, 2196, 2197, 2198, 2199, 2200, 2201, 2202, 2203, 2204, 2205, 2206, 2207, 2208, 2209, 2210, 2211, 2212, 2213, 2214, 2215, 2216, 2217, 2218, 2219, 2220, 2221, 2222, 2223, 2224, 2225, 2226, 2227, 2228, 2229, 2230, 2231, 2232, 2233, 2234, 2235, 2236, 2237, 2238, 2239, 2240, 2241, 2242, 2243, 2244, 2245, 2246, 2247, 2248, 2249, 2250, 2251, 2252, 2253, 2254, 2255, 2256, 2257, 2258, 2259, 2260, 2261, 2262, 2263, 2264, 2265, 2266, 2267, 2268, 2269, 2270, 2271, 2272, 2273, 2274, 2275, 2276, 2277, 2278, 2279, 2280, 2281, 2282, 2283, 2284, 2285, 2286, 2287, 2288, 2289, 2290, 2291, 2292, 2293, 2294, 2295, 2296, 2297, 2298, 2299, 2300, 2301, 2302, 2303, 2304, 2305, 2306, 2307, 2308, 2309, 2310, 2311, 2312, 2313, 2314, 2315, 2316, 2317, 2318, 2319, 2320, 2321, 2322, 2323, 2324, 2325, 2326, 2327, 2328, 2329, 2330, 2331, 2332, 2333, 2334, 2335, 2336, 2337, 2338, 2339, 2340, 2341, 2342, 2343, 2344, 2345, 2346, 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354, 2355, 2356, 2357, 2358, 2359, 2360, 2361, 2362, 2363, 2364, 2365, 2366, 2367, 2368, 2369, 2370, 2371, 2372, 2373, 2374, 2375, 2376, 2377, 2378, 2379, 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481, 2482, 2483, 2484, 2485, 2486, 2487, 2488, 2489, 2490, 2491, 2492, 2493, 2494, 2495, 2496, 2497, 2498, 2499, 2500, 2501, 2502, 2503, 2504, 2505, 2506, 2507, 2508, 2509, 2510, 2511, 2512, 2513, 2514, 2515, 2516, 2517, 2518, 2519, 2520, 2521, 2522, 2523, 2524, 2525, 2526, 2527, 2528, 2529, 2530, 2531, 2532, 2533, 2534, 2535, 2536, 2537, 2538, 2539, 2540, 2541, 2542, 2543, 2544, 2545, 2546, 2547, 2548, 2549, 2550, 2551, 2552, 2553, 2554, 2555, 2556, 2557, 2558, 2559, 2560, 2561, 2562, 2563, 2564, 2565, 2566, 2567, 2568, 2569, 2570, 2571, 2572, 2573, 2574, 2575, 2576, 2577, 2578, 2579, 2580, 2581, 2582, 2583, 2584, 2585, 2586, 2587, 2588, 2589, 2590, 2591, 2592, 2593, 2594, 2595, 2596, 2597, 2598, 2599, 2600, 2601, 2602, 2603, 2604, 2605, 2606, 2607, 2608, 2609, 2610, 2611, 2612, 2613, 2614, 2615, 2616, 2617, 2618, 2619, 2620, 2621, 2622, 2623, 2624, 2625, 2626, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634, 2635, 2636, 2637, 2638, 2639, 2640, 2641, 2642, 2643, 2644, 2645, 2646, 2647, 2648, 2649, 2650, 2651, 2652, 2653, 2654, 2655, 2656, 2657, 2658, 2659, 2660, 2661, 2662, 2663, 2664, 2665, 2666, 2667, 2668, 2669, 2670, 2671, 2672, 2673, 26


The design of our front and outside ports has a special 12 variation


1000


Open-Development via Github Issues/Pull Requests


 freechipsproject / chisel3


 Unwatch ▾ 62


 Star 243


 Fork 76


 Code


 Issues 78

 Pull requests 12

 Projects 0

 Wiki

 Insights

 Settings

Filters ▾

is:pr is:open

Labels

Milestones

New pull request

☐ 12 Open ✓ 369 Closed

Author ▾

Labels ▾


Projects ▾


Milestones ▾


Reviews ▾


Assignee ▾


Sort ▾

☐  Fixed X-pessimism in RRArbiter ●
#724 opened 7 days ago by pentin-as • Review required 2


☐  Auto clone type ☐ ✓
#723 opened 11 days ago by ducky64 • Review required 14

☐  [wip] BoringUtils / Synthesizable Cross Module References ● API Addition DO NOT MERGE
#718 opened 25 days ago by seldridge • Review required 0 of 3 2





☐  Add issue and pull_request templates. ✓
#713 opened on Nov 3 by ucbjrl • Approved 3 of 8 14

☐  Aggregates can now be marked as literals. ✗
#694 opened on Sep 15 by grebe • Changes requested 21

Stack Overflow!

 **stackoverflow**

QuestionsDeveloper JobsTagsUsers



Log InSign Up

Tagged Questions

infonewestfrequentvotesactiveunanswered

Chisel is an open-source hardware construction language developed at UC Berkeley that supports advanced hardware design using highly parameterized generators and layered domain-specific hardware languages.

[learn more...](#) [top users](#) [synonyms](#)

1
vote

0
answers

42 views

Floating Point Unit - Open Source Hardware Implementation


Boy, do these guys at StackOverflow really make you think before even trying to ask a question here - having a real stage fright writing this first question. I will provide some resources I found ...

riscv

chisel

fpu

asked Nov 20 at 23:47

 **apaj**
6 • 3

1
vote

0
answers

57 views


Parameterized FIFO in Chisel

I was going through the Chisel 2.2 Tutorial manual (I am aware that Chisel3 is out in BETA version, but I am required to use Chisel2.2 for some extension of previously implemented modules). I have ...

riscv

chisel

asked Nov 18 at 9:33

 **Abhishek Tyagi**
48 • 10

200
questions tagged

chisel

about »

Related Tags

scala

 × 78

riscv

 × 37

hdl

 × 17

verilog

 × 11

hardware

 × 11

sbt

 × 7

fpga

 × 5

digital-logic

 × 5

build

 × 3

uint

 × 3

[more related tags](#)

Ask Question

Academic Impact: 188 citations (in 5 years)

Chisel: Constructing Hardware in a Scala Embedded Language

Jonathan Bachrach, Huy Vo, Brian Richards, Yunsup Lee,
Andrew Waterman, Rimas Avizienis, John Wawrzyniak, Krste Asanovic
EECS Department, UC Berkeley

{jrbachb@richards@yunsup@waterman@rimas@john@krste@asano@eecs.berkeley.edu}

ABSTRACT

In this paper we introduce *Chisel*, a new hardware construction language that supports advanced hardware design using highly parameterized generators and layered domain-specific hardware languages. By embedding *Chisel* in the Scala programming language, we raise the level of hardware design abstraction by providing concepts including object orientation, functional programming, parameterized types, and type inference. *Chisel* can generate a high-speed C++-based cycle-accurate software simulator, or low-level Verilog designed to map to either FPGAs or to a standard ASIC flow for synthesis. This paper presents *Chisel*, its embedding in Scala, hardware examples, and results for C++ simulation, Verilog emulation and ASIC synthesis.

Categories and Subject Descriptors

B.6.3 [Logic Design]: Design Aids — automatic synthesis, hardware description languages

General Terms

Design, Languages, Performance

Keywords

CAD

1. INTRODUCTION

The dominant traditional hardware-description languages (HDLs), Verilog and VHDL, were originally developed as hardware simulation languages, and were only later adopted as a basis for hardware synthesis. Because the semantics of these languages are based around simulation, synthesizable

designs must be inferred from a subset of the language, complicating tool development and designer education. These languages also lack the powerful abstraction facilities that are common in modern software languages, which leads to low designer productivity by making it difficult to reuse components. Constructing efficient hardware designs requires extensive design-space exploration of alternative system microarchitectures [9] but these traditional HDLs have limited module generation facilities and are ill-suited to producing and composing the highly parameterized module generators required to support thorough design-space exploration. Recent extensions such as SystemVerilog improve the type system and parameterized generate facilities but still lack many powerful programming language features.

To work around these limitations, one common approach is to use another language as a macro processing language for an underlying HDL. For example, Genesis2 uses Perl to provide more flexible parameterization and elaboration of hardware blocks written in SystemVerilog [9]. The language called Verichemlog [6] provides a Scheme syntax for specifying modules in a similar format to Verilog. JHDL [1] equates Java classes with modules. BML [7] uses standard ML functions to wire together a circuit. These approaches allow familiar and powerful languages to be macro languages for hardware retargets, but effectively require hand components of the design to be described in the underlying HDL. This combined approach is cumbersome, combining the poor abstraction facilities of the underlying HDL with a completely different high-level programming model that does not understand hardware types and semantics.

An alternative approach is to begin from a domain-specific application programming language from which a hardware block is generated. Etereval [2] uses event-based statements to program hardware for reactive systems. DIL [4] is an intermediate language targeted at stream processing and hardware virtualization. Etereval [2] supports a general concurrent computation model, based on guarded atomic actions. While these can provide great designer productivity when the task in hand matches the pattern encoded in the application programming model, they are a poor match for tasks outside their domain. For example, the design of a programmable microprocessor is not well described in a stream programming model, and guarded atomic actions are not a natural way to express a high-level DSP algorithm. Furthermore, in general it is difficult to derive an efficient microarchitecture from a higher-level computation model, especially if the goal is a programmable engine to run many applications, where the human designer would prefer to write a



Berkeley
UNIVERSITY OF CALIFORNIA



Stanford
University

Microsoft®

Research



Cornell University



Technical University
of Denmark



UNIVERSITY OF
CAMBRIDGE



Massachusetts
Institute of
Technology



TEXAS TECH
UNIVERSITY



NTNU

Norwegian University of
Science and Technology





UNIVERSITY of
WASHINGTON



Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee.
DAC 2012, June 3-7, 2012, San Francisco, California, USA.
Copyright 2012 ACM 978-1-4503-1199-1/12/06...\$10.00.

Active Users (That We Know Of)





Ideas for Governance? Maintenance? Workshops?



Thanks to all Chiselers out there! (And many more!!)



So long (ASPIRE), and thanks for all the fish chips!